A 3-V, 6-Bit C-2C Digital-to-Analog Converter Using Complementary Organic Thin-Film Transistors on Glass

Wei Xiong, Student Member, IEEE, Yang Guo, Student Member, IEEE, Ute Zschieschang, Hagen Klauk, Member, IEEE, and Boris Murmann, Senior Member, IEEE

Abstract—A 3-V, 6-bit DAC is designed using complementary organic thin-film transistors on a glass substrate. The p-channel and n-channel transistors utilize dinaphthothienothiophene (DNTT) and hexadecfluorocopperphthalocyanine (F_{16}CuPc) as the organic semiconductors, respectively. A low-temperature process compatible with flexible plastic substrates is used to fabricate the circuit. The DAC utilizes switched capacitors to circumvent the large transistor-current variations, and a C-2C structure to avoid the large capacitances that would otherwise be required in the thin-film process. With calibration, the DAC achieves DNL and INL of less than 1 LSB at a conversion rate of 100 Hz.

Index Terms—C-2C ladder, digital-to-analog converter, organic integrated circuits, organic thin-film transistors.

I. INTRODUCTION

Recent development of low-voltage p-channel and n-channel organic thin-film transistors (OTFTs) offers potential for many novel applications. Because OTFTs can be manufactured at or near room temperature, they allow integrated circuits to be made on flexible plastic substrates that do not withstand the high processing temperatures used for silicon-based devices. Furthermore, the ability to print organic OTFTs advances the prospect of inexpensive large-area electronics [1]. This mechanical flexibility and large-area coverage make OTFTs naturally compatible to integration with innovative organic materials such as artificial muscles [2], polymer actuators [3] and chemical sensors [4]. In these applications, data converters are the essential links between the digital processors and the inherently analog interfaces.

This paper reports on the design of an organic 6-bit digital-to-analog converter (DAC) [5]. Since accurate conversions require a linear transfer function between digital inputs and analog outputs, precise matching between circuit elements is crucial. Unfortunately, OTFTs suffer from large device-to-device variations, often orders of magnitude greater than that of silicon transistors [6]. As a result, organic analog circuits have only been sparsely reported due to the difficulty of working with the inconsistencies of organic transistors [7]–[10]. However, with careful process-device-circuit co-design, moderate precision analog circuitry is within reach.

The design described in this paper uses both p-channel and n-channel OTFTs to achieve complementary operation. Although n-channel OTFTs typically have much lower mobility than p-channel OTFTs, the complementary circuit allows for a larger signal swing than a p-channel-only circuit. Furthermore, recent work has shown consistent increases in the mobility of n-channel OTFTs [11] and [12]. It is our expectation that n-channel OTFTs will soon approach the performance of p-channel OTFTs. In the presented DAC, the OTFTs are fabricated on a glass substrate with a maximum process temperature of 90°C. A high-capacitance gate dielectric allows for supply voltages as low as 3 V, suitable for battery-powered applications. To minimize the impact of transistor mismatch, the DAC operates in the switched-capacitor mode, where linearity is determined by the more tractable capacitor matching. The relatively large minimum feature size of our organic thin-film process (20 µm) necessitates the C-2C structure for the DAC. Calibration is added to enhance the linearity performance.

Section II of this paper describes the organic thin-film fabrication process. Section III presents the detailed circuit design, including analyses on DAC linearity, matching properties of organic components, and the limits on operational speed. Section IV summarizes the measurement setup and results.

II. FABRICATION PROCESS

As shown in Fig. 1, our OTFTs use an inverted staggered (bottom-gate, top-contact) device structure. A 40-nm-thick
Ti–Au interconnect layer was first deposited by evaporation onto the glass and patterned by photolithography and wet etching. 50-nm-thick aluminum was then deposited by thermal evaporation through a shadow mask to define the gate electrodes of the OTFTs. The substrate was briefly exposed to oxygen plasma to create a 3.6-nm-thick AlO\textsubscript{x} layer and immersed in a 2-propanol solution of octadecylphosphonic acid, allowing a 2.1-nm-thick organic self-assembled monolayer (SAM) to form on the aluminum oxide. The total thickness of the AlO\textsubscript{x}/SAM dielectric is 5.7 nm, with a capacitance of 7 fF/\mu m\textsuperscript{2}. This dielectric serves as the gate dielectric for the OTFTs. 30-nm-thick DNTT [13] and F\textsubscript{16}CuPc [14] were then deposited in vacuum through shadow masks to form the semiconductors for the p-channel and n-channel OTFTs, respectively. Finally, 30-nm-thick gold was evaporated through a fourth shadow mask to provide the source and drain contacts of the OTFTs. The use of shadow masks has the advantage that the source and drain contacts can be prepared on top of the organic semiconductors—providing better injection efficiency compared with bottom contacts—without exposing the organic semiconductors to deleterious chemicals [15]. Connections between devices are made via traces on the interconnect layer. The measured output characteristics of a p-channel OTFT and of an n-channel OTFT are shown in Figs. 2 and 3, respectively. The measured transfer characteristics of the OTFTs are shown in Figs. 4 and 5, respectively. Both devices exhibit the typical OTFT behaviors, including non-idealities such as contact resistance and gate-bias-dependent mobility [16].

The capacitors are created simultaneously with the OTFTs by intersecting an aluminum trace (deposited with the OTFT gate) with a gold trace (deposited with OTFT source and drain contacts). The aluminum trace serves as the bottom electrode; the gold trace serves as the top electrode. The capacitors share the same AlO\textsubscript{x}/SAM dielectric as the OTFTs.
is the inverse error function, and capacitance mismatches of 8.4% for 0.0025-mm capacitors (280 pF) [see Fig. 6(b)]. From (corresponding to a confidence interval of 2 and and of the tran-

III. CIRCUIT DESIGN

A. DAC Architecture

Numerous DAC architectures exist, including current-steering and switched-capacitor types. For a current-steering DAC, the critical parameter is the matching of the drain currents between the elemental transistors that make up the array. For a B-bit binary-weighted DAC, the maximum allowed current mismatch can be calculated using the following expressions [17]:

\[
\sigma_{\text{INL}} = \frac{\text{INL}}{\sqrt{2(\text{erf}^{-1}(Y))}} \quad (1)
\]

\[
\sigma_{\text{DNL}} = \frac{\text{DNL}}{\sqrt{2(\text{erf}^{-1}(Y))}} \quad (2)
\]

\[
\sigma_{\text{u,INL}} \approx \frac{2\sigma_{\text{INL}}}{\sqrt{2B}} \quad (3)
\]

\[
\sigma_{\text{u,DNL}} \approx \frac{\sigma_{\text{DNL}}}{\sqrt{2B - 1}} \quad (4)
\]

where erf is the inverse error function, and \(\sigma_{\text{u,INL}}\) and \(\sigma_{\text{u,DNL}}\) represent the standard deviations (\(\sigma\)) of the transistor-current mismatches that lead to INL error and DNL error, respectively. With \(B = 6\), INL < 1 LSB, DNL < 1 LSB and \(Y = 0.95\) (corresponding to a confidence interval of 2 sigma), we obtain \(\sigma_{\text{u,INL}} < 12.7\%\) and \(\sigma_{\text{u,DNL}} < 6.4\%\). However, in our organic thin-film process, the use of shadow masks and non-uniformities in device mobility introduce transistor mismatches far greater than 6.4%. Measurement of 60 p-channel and 60 n-channel OTFTs on one substrate shows 1-\(\sigma\) drain-current mismatches of 39% and 23%, respectively [see Fig. 6(a)]. Because of these large variations, the current-steering architecture is at present not suitable for our organic transistor technology.

In a switched-capacitor DAC, because the transistors function as switches, the precision of their currents has little impact on the output. Rather, the critical parameter is the matching between capacitors in the array. Although capacitors also suffer mismatches due to shadow mask processing, their precision is far higher than that of transistor currents because of the capacitor’s simple square geometry. Furthermore, because the capacitors are fabricated by intersecting two metal traces, they are immune to x-y mask misalignments. Measurement of 120 capacitors shows 1-\(\sigma\) capacitance mismatches of 8.4% for 0.0025-mm\(^2\) capacitors (17.5 pF), 4.7% for 0.01-mm\(^2\) capacitors (70 pF) and 1.7% for 0.04-mm\(^2\) capacitors (280 pF) [see Fig. 6(b)]. From these measurements, we observed that the mismatch distribution follows approximately the well-known area-scaling rule [18]

\[
\sigma \approx \frac{k}{\sqrt{\text{Area}}} \quad (5)
\]

where \(k\) is a process parameter. This result illustrates that our organic thin-film process exhibits a similar characteristic as a typical silicon CMOS process—the mismatch between capacitors can be reduced by increasing their areas.

For a 6-bit switched-capacitor DAC, a requirement of less than 1 LSB INL and 1 LSB DNL, and 95% yield, the maximum mismatch of binary-weighted capacitors can also be calculated using (1)–(4), giving \(\sigma_{\text{u,INL}} < 12.7\%\) and \(\sigma_{\text{u,DNL}} < 6.4\%\). For a 6.4% mismatch, 0.01-mm\(^2\) unit capacitors are chosen, with a unit capacitance of 70 pF. However, in a binary-weighted DAC, the largest capacitance is \(2^B\) times the unit capacitance, equal to 2240 pF for 6 bits. This large capacitance, together with the relatively high on-resistances of the OTFTs, results in a large DAC settling time and low operating speed. An alternative DAC architecture is thus needed to reduce the capacitance, leading to our calibrated C-2C design. In a C-2C DAC,
at any node in the circuit the largest capacitance is no more than twice that of the unit capacitor and thus significantly reducing the time constants. Furthermore, a 6-bit binary-weighted DAC requires 64 unit capacitors, which is a large sum that is difficult to accomplish with high yield at this nascent stage of process development. A 6-bit C-2C DAC only requires 17 unit capacitors, which is a quantity easier to fabricate with high yield.

In the silicon CMOS process, the C-2C topology typically suffers from parasitic capacitances between the summing nodes and the silicon substrate [19]. But with our organic process, the substrate is insulating glass or plastic and does not contribute to parasitic capacitances. A schematic of our DAC circuit is shown in Fig. 7: S1 and S2 are the pull-up and pull-down switches, respectively; S3 is a complementary switch for sampling a reset voltage \( V_{\text{RESET}} \) (the need to sample \( V_{\text{RESET}} \) is described in the following subsection on capacitor leakage). Since the capacitor network is linear, we can apply superposition to calculate the DAC output voltage \( V_{\text{OUT}} \) to be

\[
V_{\text{OUT}} = \frac{C_{\text{LOAD}}}{C_{\text{OUT}} + C_{\text{LOAD}}} V_{\text{RESET}} + \frac{C_{\text{OUT}}}{C_{\text{OUT}} + C_{\text{LOAD}}} V_{\text{REF}} \sum_{i=0}^{B-1} b_i 2^{-(B-i)}. \tag{6}
\]

\( C_{\text{OUT}} \) is the equivalent output capacitance of the DAC, equal to \( 2C_u \), where \( C_u \) is the capacitance of one unit capacitor. \( C_{\text{LOAD}} \) is the load capacitance at the DAC output, equal to approximately \( 4C_u \) in our design. \( B \) is the number of bits, and \( b_i \) is the \( i \)th bit, either 1 or 0. \( V_{\text{REF}} \) equals 3 V, and \( V_{\text{RESET}} \) equals 1.5 V in our design.

To select the appropriate unit-capacitor size, we calculate the DNL of the C-2C DAC. The DNL at the major transition determines the matching requirement at a given yield. Similar to a binary-weighted DAC, the maximum DNL of the C-2C DAC occurs at midcode transition, i.e., from 011111 to 100000. Detailed analysis shows that the maximum allowed unit-capacitor mismatch can be calculated from the following expressions:

\[
\sigma_{\text{DNL}}^{2} \approx \frac{1}{4} \sigma_{u,\text{DNL}}^{2} 2^{2B} \tag{7}
\]

\[
\sigma_{\text{DNL}} \approx \frac{1}{2} \sigma_{u,\text{DNL}} 2^B = \frac{\text{DNL}}{\sqrt{2(\text{erfinv}(Y))}} \tag{8}
\]

where \( \sigma_{\text{DNL}} \) is the standard deviation of the DNL at the major transition and \( \sigma_{u,\text{DNL}} \) is the standard deviation of the unit-capacitor mismatch. For \( B = 6 \), \( \text{DNL} < 1 \) LSB and a yield of 95%, \( \sigma_{u,\text{DNL}} = 1.6\% \), a much more stringent requirement than that for a binary-weighted DAC. This need for better matching in a C-2C DAC is the result of having a lower output capacitance—instead of spreading the DNL over \( 2^B \) times the unit capacitance as in a binary-weighted DAC, the C-2C DAC can only spread the DNL over 2 times the unit capacitance. Comparing (4) and (8), a C-2C DAC requires a unit-capacitor matching that is approximately square-root \( 2^{\frac{B-1}{2}} \) times better than that of the binary-weighted DAC. To achieve 1.6% matching, 0.04-mm\(^2\) unit capacitors are chosen with a unit capacitance of 280 pF. Fig. 8 illustrates the relationships between the number of bits, the unit capacitor matching \( \sigma_{u,\text{DNL}} \), and the unit capacitances for C-2C and binary-weighted DACs. Compared to a binary-weighted DAC, although the unit-capacitor size of a C-2C DAC is larger, the capacitance needing to be switched at the MSB node is significantly smaller: 280 pF for
C-2C versus 2240 pF for binary-weighted (32 \times 70) pF. This reduced switching capacitance results in faster DAC speed. In terms of the total capacitance in the DAC, the C-2C contains 4760 pF, whereas the binary-weighted contains 4410 pF. Thus, the C-2C DAC is only slightly larger in capacitor area than the binary-weighted DAC.

B. Calibration

To correct any realistic deviations from analysis and process parameters, a two-bit calibration circuit is added externally at the output of the C-2C DAC, shown in Fig. 7. The calibration circuit consists of three thermometer-coded elements, each represented by a 4.7-pF capacitor that is approximately 1/64th of the C-2C unit capacitor. Although the calibration is implemented off-chip with discrete CMOS switch arrays and discrete capacitors, the concept can be readily fabricated as a part of the organic DAC: the smallest individual capacitor that can be fabricated in our organic thin-film process is 2.8 pF (limited by the minimum opening in the shadow masks); and thermistor coding guarantees monotonicity despite any large mismatches between the calibration capacitors.

C. Limits on Operational Speed

A common measure of the maximum operational speed of a transistor is the transit frequency \( f_t \) that is, the frequency at which the (extrapolated) transistor current-gain drops to unity. As shown in Figs. 4 and 5, our OTFTs exhibit the quadratic \( I_D \sim V_{GS}^2 \) behavior to a first-order approximation. Thus, the transit frequency can be computed using the following [20]:

\[
 f_t \approx \frac{g_m}{2\pi C_{gg}} = \frac{\mu}{2\pi L (2L_{\text{overlap}} + \frac{W}{L})} (V_{GS} - V_{TH}) \tag{9}
\]

\[
 g_m \approx \frac{\mu L}{W} (V_{GS} - V_{TH}) \tag{10}
\]

\[
 C_{gg} \approx \frac{2C_{\text{overlap}} + \frac{W}{3}WL_{\text{ox}}}{}\tag{11}
\]

In an OTFT, \( f_t \) is determined by materials properties (mobility \( \mu \) and threshold voltage \( V_{TH} \)) as well as by process parameters (channel length \( L \) and gate-source overlap \( L_{\text{overlap}} \)). In our design, \( [V_{GS\text{-max}}] = 3 \) V, \( L = 20 \mu m \), \( L_{\text{overlap}} = 20 \mu m \), \( V_{TH} = 0.5 \) V, \( V_{TH} = 0.5 \) V, \( \mu_p = 0.08 \) cm\(^2\) V\(^{-1}\) s\(^{-1}\), \( \mu_n = 0.008 \) cm\(^2\) V\(^{-1}\) s\(^{-1}\). These give a maximum \( f_t \) of approximately 3 kHz for p-channel transistors and 300 Hz for n-channel transistors. As seen in (9), the operational speed is primarily limited by semiconductor mobility and device feature sizes: channel length and gate overlap length. With improved mobility and further refined fabrication process, recent works have shown \( \mu_p \) and \( \mu_n \) in excess of 1 cm\(^2\) V\(^{-1}\) s\(^{-1}\) [11] and [12] and channel length of 1 \( \mu m \) [1], organic circuits can potentially reach speeds over 1 MHz. Indeed, several groups have already demonstrated ring oscillators with sub-microsecond stage delays [21] and [22].

The maximum speed of our DAC design is determined by the settling time at the output. For a C-2C DAC, the settling at the output node is approximately equal to the settling of the MSB node because any settling errors at lower bits are attenuated by the C-2C network. The time \( t \) required to settle to within 1 LSB of a \( B \)-bit DAC can be calculated using the following expression:

\[
 t = B \ln(2) R_{ON} C_{\text{TOTAL}} \tag{12}
\]

where \( R_{ON} \) is the on-resistance of the p-channel or n-channel OTFT switch at MSB (S1 or S2 in Fig. 7) and \( C_{\text{TOTAL}} \) is the total load capacitance to this OTFT. \( R_{ON} \) can be calculated from the following expression:

\[
 R_{ON} = \frac{1}{\mu C_{\text{ox}} (W/L) (V_{GS} - V_{TH})}. \tag{13}
\]

With the aforementioned device parameters, to obtain equal \( R_{ON} \), the width of the n-channel OTFT \( W_n \) needs to be ten times the width of the p-channel OTFT \( W_p \). As a reasonable compromise that avoids excessively large devices, we use \( W_n = 5 W_p \) in our design. With \( W_p = 200 \mu m \), \( W_n = 1000 \mu m \), and \( V_{GS} = 3 \) V, we obtain the approximate on-resistances of 714 k\( \Omega \) and 1428 k\( \Omega \), for the p-channel and n-channel OTFTs, respectively. \( C_{\text{TOTAL}} \) in (11) equals approximately 620 pF (the sum of \( C_U = 280 \) pF and all overlap capacitances at the OTFT drain node equals approximately 340 pF). Thus, the maximum operational speed of our 6-bit DAC is \( 1/(2t) \approx 132 \) Hz. (Although the overlap capacitances are substantial, because they are not connected to the charge conservation nodes between the C and 2C capacitors, they do not affect the 1:2 ratio required for the C-2C operation.)

A lower limit on the operational speed is governed by the leakage current through the capacitors. In our organic thin-film process, the leakage current through a capacitor is non-linearly related to the applied capacitor voltage [23], resulting in input-dependent output errors. The slower the operation and the longer the capacitors lose charge through leakages, the greater the errors. Fig. 9 shows the measured leakage current density as a function of applied voltage on ten capacitors. Although the leakage current density is about 1000 times less than that of 90-nm silicon CMOS [24], because of the low operating
Fig. 10. Minimum DAC frequency required for 1 LSB output error due to capacitor leakage (8-bit and 10-bit are included for comparison).

speed, the accumulated leakage charges can result in substantial errors. To quantify the amount of errors and thus establish a lower bound on the operational speed, we now estimate the change in the DAC output voltage as a function of the leakage current and the DAC clock rate.

Empirical curve-fitting of the measured data in Fig. 9 shows that the leakage current through a unit capacitor is approximately exponential to the applied voltage $V_C$:

$$I_{\text{LEAK}} \approx I_0 \left( e^{V_C/\alpha} - 1 \right)$$  \hspace{1cm} (14)

where $I_0 = 0.6$ pA and the leakage coefficient $\alpha = 0.45$ V. The leakage charge on a unit capacitor is

$$\Delta Q = I_{\text{LEAK}} \Delta t = C \Delta V.$$  \hspace{1cm} (15)

At the DAC output, the error in the output voltage is a weighted function of all capacitor leakages. Calculating the exact worst case value of the error is difficult to obtain analytically. However, we can simplify the analysis by recognizing that the MSB capacitor leakage holds the greatest contribution to the output voltage error, since the C-2C network attenuates the effects of all other capacitor leakages. Therefore, by only considering the MSB capacitor, we arrive at a simple estimate for the minimum frequency $f_{\text{min}}$ of the DAC:

$$f_{\text{min}} = \frac{1}{2 \Delta t} = \frac{I_{\text{LEAK}}}{2C \Delta V_{\text{OUT}}}$$  \hspace{1cm} (16)

$$f_{\text{min}} = \frac{1}{2C_U I_0} \left( e^{V_C/\alpha} - 1 \right) \frac{2^B}{\varepsilon}$$  \hspace{1cm} (17)

where $\varepsilon$ is the allowed output error due to leakage. Although this result is a simplified estimate, it offers insight into the relationship between the minimum speed limit of the DAC and its dependencies. For $C_U = 280$ pF, $V_C = 1.5$ V and $\varepsilon = 1$ LSB, Fig. 10 plots $f_{\text{min}}$ as a function of the leakage coefficient $\alpha$. In our empirical leakage model, $\alpha = 0.45$ V; thus the minimum operating frequency of our 6-bit DAC is estimated to be 1.8 Hz. This minimum frequency is small because we designed the dynamic range of the DAC output such that the maximum $V_C$ is 1.5 V. At $V_C = 2.5$ V, the leakage would have been ten times greater, and thus the minimum frequency would be a more detrimental 18 Hz. Further, variations in $I_0$ or the leakage coefficient $\alpha$ (due to temperature or process) can significantly alter this minimum frequency, as shown in Fig. 10. To prevent
leakage errors from accumulating over multiple clock cycles, the DAC recharges all capacitors by sampling \( V_{\text{RESET}} \) every clock cycle, as shown in Fig. 7.

IV. MEASUREMENT RESULTS

A. Measurement Setup

The DAC is fabricated on a commercial LCD glass substrate. The glass is placed on a probe station for measurement. Two custom-designed multi-probe handlers (MPHs) provide the interface contacts. Wire bonding was attempted but was unsuccessful due to insufficient adhesion between the gold pads and the glass surface. (Subsequent experiment showed that wire bonding was feasible with thicker pads.) The MPHs are connected to the FPGA board via an adapter card. The FPGA provides the digital signals to the DAC. All signals are loaded with appropriate capacitances on the adapter card to reflect realistic OTFT conditions. The DAC output is connected to an oscilloscope. All measurements were performed in ambient air and at room temperature.

B. Mismatches in the Circuit

The DAC contains 12 capacitors: seven 280-pF unit capacitors and five 560-pF capacitors, each formed from two unit capacitors. To increase the sample size, two DACs were measured. (One capacitor was damaged during measurement for a total sample size of 23.) The standard deviation of the unit capacitor mismatches is 3.4\%, twice as much as that of the test capacitors. There are two possibilities for the wider distribution: 1) in the actual circuit, the shadow mask openings for capacitors are more difficult to control due to adjacent circuitry, and 2) the dielectric thickness may vary across the circuit. (For the process utilized in this work, possibility 1 is more likely.) However, the mismatch standard deviation of the 560-pF capacitors is 2.1\%, equal to 0.62 of the mismatch standard deviation of the 280-pF capacitors, approximately conforming to the area-scaling rule (square root of \( \frac{280}{560} = 0.77 \)).

C. Transfer Function, Static and Dynamic Performances

Figs. 11 and 12 illustrate the upper and lower speed limits of the DAC. In Fig. 11, as the clock rate increases above 100 Hz, the measured DAC transfer function becomes increasingly distorted, as predicted by (12) and (13). In Fig. 12, as the clock rate decreases below 10 Hz, the leakage error progressively increases. At 2 Hz, the leakage error is approximately 0.5 LSB, whereas (14)–(17) predicted a 1 LSB error. Fig. 13 shows the measured DAC transfer function after calibration, together with the ideal characteristic described by (6). Compared to the ideal transfer function, the measured transfer function has a 60 mV offset and an 8\% gain error. The offset results from calibration; and the gain error results from the imprecise estimation of \( C_{\text{LOAD}} \). Fig. 14 shows the static linearity of the DAC, as measured by DNL and INL at a conversion rate of 100 Hz. Before calibration, the maximum DNL and INL are ±2.8 LSB and ±3.1 LSB, respectively. After calibration, the maximum DNL and INL are ±0.6 LSB and ±0.8 LSB, respectively. Fig. 15 shows the spectrum of two output sinusoids at 10 Hz and 45 Hz, synthesized at the conversion rate of 100 Hz. The harmonic spurs of the sinusoids are clearly visible. For the 10-Hz output,
Fig. 15. DAC output spectrum for 10 Hz and 45 Hz sinusoids (500-point FFT).

Fig. 16. Photograph of the DAC on glass substrate.

The highest spur is at $-24$ dBc. For the 45-Hz output, the highest spur is at $-29$ dBc. For sinusoids between 1 Hz to 49 Hz, the worst case occurs at 10 Hz. Thus, the minimum spurious-free dynamic range (SFDR) of the DAC is 24 dB.

A photograph of the DAC is shown in Fig. 16. The circuit contains 13 p-channel OTFTs, 13 n-channel OTFTs, and 17 unit capacitors. The total area of the DAC is 28 mm $\times$ 14 mm.

V. CONCLUSION

A 3-V, 6-bit DAC was implemented using p-channel and n-channel organic thin-film transistors on glass. The circuit was fabricated at low temperature in a process that is compatible with plastic substrates. The large undesirable drain-current variations of the organic transistors led to the switched-capacitor architecture, where precision depended on the superior matching of capacitors. By appropriately scaling capacitor sizes to reduce mismatch and applying calibration, the DAC achieved a DNL/INL of $-0.6/-0.8$ LSB, respectively, at a conversion rate of 100 Hz.

ACKNOWLEDGMENT

The authors thank Zhenan Bao, Yoonyoung Chung, Jim Kruger, and Alberto Salleo of Stanford University for valuable discussions, and Kazuo Takimiya and Hirokazu Kuwabara of Nippon Kayaku Co. and Tsyoshi Sekitani and Takao Someya of the University of Tokyo for providing the organic semiconductor DNTT.

REFERENCES

Yang Guo (S'06) received the B.Eng. degree in electronic engineering from Tsinghua University, Beijing, China, in 1996 and the M.S. degree in engineering science from University of Toledo, Toledo, OH, in 1998. He is currently working toward the Ph.D. degree in electrical engineering at Stanford University, Stanford, CA.

From 1998 to 2000, he was with Lucent Technologies, where he developed ASICs for satellite radio receivers. He was with Cisco Systems from 2000 to 2006, where he developed optical networking systems. From 2006 to 2008 he worked as a staff hardware engineer at SiBEAM Inc., Sunnyvale, CA, where he developed prototypes for 60GHz wireless technology. His research interests include design of interface circuit for large-area sensor arrays, and organic electronics.

Boris Murmann (S’99–M’03–SM’09) received the Dipl.-Ing. (FH) degree in communications engineering from Fachhochschule Dieburg, Dieburg, Germany, in 1994, the M.S. degree in electrical engineering from Santa Clara University, Santa Clara, CA, in 1999, and the Ph.D. degree in electrical engineering from the University of California, Berkeley, in 2003.

From 1994 to 1997, he was with Neutron Mikrolektronik GmbH, Hanau, Germany, where he developed low-power and smart-power ASICs in automotive CMOS technology. Since 2004, he has been an Assistant Professor with the Department of Electrical Engineering, Stanford University, Stanford, CA. His research interests are in the area of mixed-signal integrated-circuit design, with special emphasis on data converters and sensor interfaces.

In 2008, Dr. Murmann was a co-recipient of the Best Student Paper Award at the VLSI Circuits Symposium and the recipient of the Best Invited Paper Award at the IEEE Custom Integrated Circuits Conference (CICC). In 2009, he received Agilent Early Career Professor Award. He currently serves as a member of the IEEE International Solid State Circuits Conference (ISSCC) program committee.

Wei Xiong (S’06) received the B.S. degree in electrical engineering from the University of Illinois at Urbana-Champaign in 1996 and the M.S. degree in electrical engineering from the University of California at San Diego in 2000. He is currently pursuing the Ph.D. degree at Stanford University, Stanford, CA.

Between 1996 and 2006, he was with Qualcomm Inc., San Diego, CA, where he worked on a wide range of systems and ICs, including Globalstar satellite receivers, CDMA transceivers, Wireless LAN and Bluetooth transceivers, and digital mobile TV systems. He is currently researching circuit design for organic electronics.

Mr. Xiong was a Chancellor’s Scholar at the University of Illinois and graduated with the Highest Honor. He received two QualStar Awards for technical achievements at Qualcomm, and the Analog Devices Outstanding Student Designer Award in 2010.

Ute Zschieschang received the Diplomingenieur degree in mechanical engineering from Mittweida University of Applied Sciences, Germany, in 2000 and the Ph.D. degree in chemistry from the Technical University Bergakademie Freiberg, Germany, in 2006.

Since 2005, she has been a scientist in the Organic Electronics group at the Max Planck Institute for Solid State Research, Stuttgart, Germany. Her research interests include high-performance conjugated semiconductors, self-assembled monolayers and micropatterning techniques for organic devices and circuits.

Hagen Klauk (S’97–M’99) received the Diplomingenieur degree in electrical engineering from Chemnitz University of Technology, Germany, in 1995 and the Ph.D. degree in electrical engineering from the Pennsylvania State University (Penn State) in 1999.

From 1999 to 2000, he was a postdoctoral researcher at the Center for Thin Film Devices at Penn State. In 2000, he joined Infineon Technologies, Erlangen, Germany. Since 2005, he has been leading the Organic Electronics group at the Max Planck Institute for Solid State Research, Stuttgart, Germany. His research focuses on flexible transistors and circuits based on organic semiconductors, carbon nanotubes and inorganic semiconductor nanowires.