

Cite this: *J. Mater. Chem.*, 2012, **22**, 4273

www.rsc.org/materials

Flexible low-voltage organic thin-film transistors and circuits based on C₁₀-DNTT†Ute Zschieschang,^a Myeong Jin Kang,^b Kazuo Takimiya,^b Tsuyoshi Sekitani,^c Takao Someya,^c Tobias W. Canzler,^d Ansgar Werner,^d Jan Blochwitz-Nimoth^d and Hagen Klauk^a

Received 30th September 2011, Accepted 14th November 2011

DOI: 10.1039/c1jm14917b

Using the recently developed organic semiconductor, 2,9-didecyldinaphtho[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]thiophene (C₁₀-DNTT), we have fabricated organic thin-film transistors and ring oscillators on flexible polymeric substrates. By utilizing a gate dielectric with a small thickness (5.3 nm) and a large capacitance (800 nF cm⁻²), the transistors can be operated with relatively low voltages of about 2 to 3 V. To improve the charge exchange between the organic semiconductor and the gold source and drain contacts, a thin layer of a non-alkylated organic semiconductor (DNTT) sandwiched between two thin layers of a strong organic dopant (NDP-9) was inserted between the C₁₀-DNTT and the gold contacts. The optimized transistors have a field-effect mobility of 4.3 cm² V⁻¹ s⁻¹, an on/off current ratio of 10⁸, and a subthreshold swing of 68 mV per decade. The ring oscillators have a signal propagation delay of 5 μs per stage at a supply voltage of 3 V, making these the fastest organic circuits at supply voltages below 7 V reported to date.

Organic thin-film transistors (TFTs) are of interest for large-area electronics applications, such as flexible active-matrix displays and conformable sensor arrays.^{1,2} Among the challenges in the development of high-performance organic TFTs, especially on flexible polymeric substrates, is to simultaneously achieve a large field-effect mobility, a large on/off current ratio, and a steep subthreshold swing.

The largest field-effect mobilities are typically obtained by using organic semiconductors that condense into thin films with a favorable crystal structure and a low defect density, most notably pentacene,^{3–6} 2,8-difluoro-5,11-bis(triethylsilyl)ethynyl anthradithiophene (diF-TESADT),⁷ dinaphtho[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]thiophene (DNTT),^{8,9} dialkylbenzothieno[3,2-*b*]benzothiothiophene (C₈-BTBT, C₁₂-BTBT),^{10–12} hexamethylenetetrafulvalene (HMTTF),¹³ poly[2,6-(4,4-bis-alkyl-4H-

cyclopenta[2,1-*b*:3,4-*b'*]dithiophene)-*alt*-4,7-(2,1,3-benzothiadiazole)] (CDT-BTZ),¹⁴ dianthra[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]thiophene (DATT),¹⁵ and 2,9-didecyldinaphtho[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]thiophene (C₁₀-DNTT),^{16,17} all of which have shown field-effect mobilities above 3 cm² V⁻¹ s⁻¹ in thin-film transistors.

A large field-effect mobility will also produce a large on-state drain current, so that achieving a large on/off current ratio then hinges on minimizing the off-state drain current, which requires avoiding charge leakage through the semiconductor, through the gate dielectric, and around the periphery of the TFT. Charge leakage around the periphery of the TFTs can be eliminated by patterning the semiconductor layer^{18–20} and by rendering the substrate hydrophobic in order to avoid surface conduction through adsorbed water. Charge leakage through the semiconductor can be minimized by purification of the semiconductor (to eliminate bulk impurities)²¹ and by choosing a semiconductor with a large HOMO–LUMO gap (to block the undesired injection of minority carriers from the drain contact).²²

Avoiding charge leakage through the gate dielectric is straightforward if the gate dielectric is either sufficiently thick (to eliminate direct tunneling and to minimize Fowler–Nordheim tunneling and Ohmic currents) or grown at a sufficiently high temperature (to produce a dense, defect-free insulator). For example, organic TFTs with SiO₂ gate dielectrics grown at temperatures above 800 °C or using spin-coated polymer gate dielectrics with a thickness of several hundred nanometres can have on/off current ratios as large as 10¹⁰.^{16,19–21,23–25}

However, high process temperatures interfere with the grand goal of manufacturing organic TFTs on commercially available polymeric substrates (which typically have a glass transition temperature below 150 °C), and thick gate dielectrics usually have a rather small capacitance per unit area, which results in a large operating voltage and a poor subthreshold swing. The reason for the latter is that the subthreshold swing is determined by the ratio between the density of trap states at the semiconductor/dielectric interface and the capacitance per unit area of the gate dielectric.²⁶ Organic TFTs on polymeric substrates that provide low charge leakage, low operating voltages, and a steep subthreshold swing therefore require a gate dielectric that is dense, defect-free, has a large capacitance per unit area, and can be produced at temperatures below about 150 °C. Options include high-permittivity metal oxides, high-permittivity polymers, polyelectrolytes, and ultrathin oxide/monolayer or oxide/multilayer dielectrics.²⁷

^aMax Planck Institute for Solid State Research, Heisenbergstr. 1, 70569 Stuttgart, Germany. E-mail: U.Zschieschang@fkf.mpg.de

^bDepartment of Applied Chemistry, Graduate School of Engineering, Institute for Advanced Materials Research, Hiroshima University, Higashi-Hiroshima, Japan

^cDepartment of Electrical and Electronic Engineering and Department of Applied Physics, The University of Tokyo, Japan

^dNovaled AG, Dresden, Germany

† Invited contribution to the themed issue on organic optoelectronic materials.




Fig. 1 (a) Chemical structure of the organic semiconductor 2,9-didecyldinaphtho[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]thiophene (C_{10} -DNTT). (b) Schematic cross-section of the bottom-gate, top-contact (staggered inverted) C_{10} -DNTT transistors with NDP-9/DNTT/NDP-9 contact doping fabricated in this work.

Here we report on bottom-gate, top-contact organic TFTs that have a mobility of $4.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, an on/off ratio of 10^8 , and a subthreshold swing of 68 mV per decade. The substrate is flexible, transparent polyethylene naphthalate with a thickness of 125 μm (Teonex® Q65 PEN; kindly provided by William A. MacDonald, DuPont Teijin Films, Wilton, UK). Aluminium gate electrodes with a thickness of 20 nm were deposited by thermal evaporation in a vacuum through a polyimide shadow mask (CADiLAC Laser, Hilpoltstein, Germany) and briefly exposed to an oxygen plasma to create a 3.6 nm thick AlO_x film, followed by immersing the substrate in a 2-propanol solution of *n*-tetradecylphosphonic acid to form a 1.7 nm thick self-assembled monolayer (SAM) on the AlO_x surface. The result is a dense AlO_x /SAM gate dielectric with a thickness of 5.3 nm and a capacitance of 800 nF cm^{-2} that allows the TFTs to operate with relatively low voltages of about 2 to 3 V.²⁸

A 20 nm thick layer of the organic semiconductor 2,9-didecyldinaphtho[2,3-*b*:2',3'-*f*]thieno[3,2-*b*]thiophene (C_{10} -DNTT; see Fig. 1a) that was recently developed at Hiroshima University^{16,17} and was




Fig. 2 Electrical characteristics of a flexible C_{10} -DNTT TFT with a channel length of 30 μm and a channel width of 100 μm . The TFT has a field-effect mobility of $4.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, a threshold voltage of -0.4 V , an on/off current ratio of 10^8 , and a subthreshold swing of 68 mV per decade.

purified by temperature-gradient sublimation prior to use was then deposited in a vacuum at a substrate temperature of 80 °C and patterned using a shadow mask. Compared with pentacene and DNTT, the decyl substituents in C_{10} -DNTT force the molecules into a tighter packing with enhanced orbital overlap, which creates the possibility for larger carrier mobilities in the plane parallel to the substrate surface.¹⁷ C_{10} -DNTT also has a relatively large HOMO–LUMO gap of almost 3 eV that is beneficial for achieving a small off-state drain current and hence a large on/off ratio.^{16,17,28} However, the long aliphatic substituents protruding from the conjugated core of the C_{10} -DNTT molecules also impede the charge transport in the vertical direction and hence the efficient exchange of charge carriers between the C_{10} -DNTT molecules and the Au source and drain contacts located on top of the semiconductor. Strategies to alleviate this effect and provide improved charge exchange, reduced contact resistance and increased effective field-effect mobility include the introduction of area-selective contact doping at the interface between the semiconductor channel and the metal contacts.^{29–32} Therefore, a 1 nm thick layer of the strong organic dopant NDP-9 (provided by Novald, Dresden, Germany),³³ a 2 nm thick layer of the organic semiconductor DNTT,^{16,17,28} and another 1 nm thick layer of NDP-9 were sequentially deposited onto the C_{10} -DNTT layer through a shadow mask prior to depositing the Au source and drain contacts through the same shadow mask. By depositing the NDP-9/DNTT/NDP-9 stack and the Au contacts through the same shadow mask, the doping effect is confined to the contact regions of the transistors (see Fig. 1b for a schematic cross-section of the completed TFTs).

Fig. 2 shows the current–voltage characteristics of a C_{10} -DNTT TFT with NDP-9/DNTT/NDP-9/Au contacts on a flexible PEN substrate. The TFT has a channel length of 30 μm , a channel width of 100 μm , an effective field-effect mobility (measured in the saturation regime) of $4.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, a maximum gate current of 0.4 pA, an off-state drain current below 0.1 pA, an on/off current ratio of 10^8 , a threshold voltage of -0.4 V , and a subthreshold swing of 68 mV per decade. To our knowledge these are the largest on/off current ratio, the steepest subthreshold swing, and the second-largest field-effect mobility reported for a flexible organic TFT (see Table 1). For organic TFTs fabricated on rigid silicon substrates, Xu *et al.*^{40,44} and Li *et al.*⁴³ have reported even steeper subthreshold swings of 66 and 67 mV per decade, which come even closer to the room-temperature limit of 60 mV per decade. Tan *et al.* have reported a field-effect mobility of $6.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for flexible pentacene TFTs which also operate with low voltages (around 3 V), but which show a somewhat larger off-state drain current (100 pA) that limits the on/off current ratio to 2×10^5 .⁴⁹

In addition to C_{10} -DNTT TFTs with NDP-9/DNTT/NDP-9/Au contacts, we have also fabricated C_{10} -DNTT TFTs without DNTT and without NDP-9, with only DNTT or only NDP-9, and with a double-layer stack of DNTT and NDP-9 inserted between C_{10} -DNTT and Au. The electrical properties of these TFTs are summarized in Table 2. Fig. 3 shows a comparison of the output curves of all five of these TFTs (all having a channel length of 30 μm and a channel width of 100 μm) measured at a single gate-source voltage of -1.8 V . The comparison shows that inserting a triple-layer stack of NDP-9/DNTT/NDP-9 provides the steepest slope in the output curve (*i.e.*, the smallest differential output resistance) in the linear region of operation, indicating that this contact configuration provides the most efficient exchange of charge carriers between the Au contacts and the semiconductor channel.

Table 1 Literature summary of organic TFTs with a subthreshold swing (SS) steeper than 100 mV per decade (ref. 34–44) and of flexible organic TFTs with a field-effect mobility greater than $2 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ (ref. 45–52)

Reference	Substrate	Semiconductor	Gate dielectric	SS/mV dec ⁻¹	Mobility/ cm ² V ⁻¹ s ⁻¹	On/off current ratio	Process temp. /°C
34	Silicon	Pentacene	e-Beam-evaporated HfLaO	78	0.7	10 ⁵	350
35	Silicon	Pentacene	Plasma-grown AlO _x /SAM	85	0.3	10 ⁵	60
36	Silicon	DH4T	Thermally grown SiON	77	0.007	2 × 10 ⁴	n/a
37	Flexible PET	4T-TMS	Polyvinylphenol (PVP)	80	0.2	5 × 10 ⁴	100
38	Silicon	Pentacene	Cyanoethylated pullulan	89	1.3	10 ⁵	200
39	Silicon	Pentacene	ALD HfLaO/PVP	90	0.3	2 × 10 ⁵	300
40	Silicon	Pentacene	Cyanoethylated pullulan	66	1.1	3 × 10 ⁵	200
41	Silicon	Pentacene	Sol-gel HfO ₂ /SAM	75	0.8	10 ⁷	550
41	Silicon	C ₆₀	Sol-gel HfO ₂ /SAM	95	4.6	10 ⁷	550
42	Flexible PC	TESADT	PEALD AlO _x /polystyrene	85	1.3	10 ⁶	110
43	Silicon	TIPS-pentacene	Thermally grown SiO ₂	67	1.5	10 ⁸	800
44	Silicon	Pentacene	Cyanoethylated pullulan	66	5.0	10 ⁵	70
45	Flexible PET	Pentacene	Polyvinyl alcohol (PVA)	400	2.6	2 × 10 ³	70
46	Flexible PET	Pentacene	Sol-gel silica	260	3.0	10 ⁵	100
47	Flexible PET	Pentacene	BaTiO ₂ nanoparticles	106	3.5	2 × 10 ⁴	<100
48	Flexible PET	Pentacene	BaSrTiO ₂ nanoparticles	216	3.4	10 ³	<100
49	Flexible PET	Pentacene	Sol-gel silica	160	6.4	2 × 10 ⁵	100
50	Flexible PEN	C ₆₀	ALD AlO _x /polystyrene	300	2.2	10 ⁵	120
51	Flexible PET	Pentacene	PPO-PS blend	2300	3.2	10 ⁸	60
52	Flexible PEN	DNTT	Plasma-grown AlO _x /SAM	100	2.1	10 ⁸	60
This work	Flexible PEN	C ₁₀ -DNTT	Plasma-grown AlO _x /SAM	68	4.3	10 ⁸	80

Table 2 Summary of the electrical characteristics of flexible C₁₀-DNTT TFTs with five different contact configurations fabricated in this work

Substrate	Semiconductor	Contact structure	SS/mV dec ⁻¹	Mobility/ cm ² V ⁻¹ s ⁻¹	On/off current ratio	Threshold voltage/V
Flexible PEN	C ₁₀ -DNTT	Au	80	2.1	10 ⁸	-0.5
Flexible PEN	C ₁₀ -DNTT	DNTT/Au	70	3.0	10 ⁸	-0.4
Flexible PEN	C ₁₀ -DNTT	NDP-9/Au	75	3.7	10 ⁸	-0.4
Flexible PEN	C ₁₀ -DNTT	DNTT/NDP-9/Au	70	3.7	10 ⁸	-0.4
Flexible PEN	C ₁₀ -DNTT	NDP-9/DNTT/NDP-9/Au	68	4.3	10 ⁸	-0.4

Fig. 4a illustrates the time-dependent decay of the drain current of a flexible C₁₀-DNTT TFT with NDP-9/DNTT/NDP-9/Au contacts and a channel length of 30 μm during continuous bias stress. The bias-stress test was performed by applying a gate-source voltage and a drain-source voltage of -2 V for a period of 64 hours. Under these




Fig. 3 Output curves measured at a single gate-source voltage of -1.8 V of five C₁₀-DNTT TFTs with different contact configurations (Au; DNTT/Au; NDP-9/Au; DNTT/NDP-9/Au; NDP-9/DNTT/NDP-9/Au). All five TFTs were fabricated on PEN substrates with the same gate dielectric (AlO_x/SAM) and the same channel length (30 μm) and channel width (100 μm).

bias conditions, the charge-carrier density in the conduction channel is about $8 \times 10^{12} \text{ cm}^{-2}$ and the sheet resistance of the channel is about $600 \text{ k}\Omega \text{ sq}^{-1}$.⁵² As can be seen, 64 hours of continuous bias stress under these conditions lead to a decay of the drain current by about 30%, which is similar to the bias-stress stability of hydrogenated amorphous silicon TFTs fabricated with a maximum process temperature of 285 °C,^{53,54} despite the fact that our C₁₀-DNTT TFTs were fabricated at a much lower temperature of 80 °C. A 30% decay of the drain current corresponds to a threshold-voltage shift of 50 mV in our TFTs. Fig. 4b documents the shelf-life stability of a flexible C₁₀-DNTT TFT with NDP-9/DNTT/NDP-9/Au contacts and




Fig. 4 (a) Bias-stress stability of a C₁₀-DNTT TFT with NDP-9/DNTT/NDP-9/Au contacts (channel length 30 μm and channel width 100 μm). (b) Shelf-life stability of a C₁₀-DNTT TFT with NDP-9/DNTT/NDP-9/Au contacts (channel length 30 μm and channel width 100 μm).




Fig. 5 (a) Static transfer characteristics of an inverter with saturated load based on C_{10} -DNTT TFTs on a flexible PEN substrate. (b) Signal propagation delay as a function of supply voltage of flexible 5-stage ring oscillators based on C_{10} -DNTT TFTs with channel lengths of 30 μm and 10 μm . (c) Output voltage of a flexible 5-stage ring oscillator based on C_{10} -DNTT TFTs with a channel length of 10 μm measured at a supply voltage of -3 V . For the measurements, the output node of the integrated buffer inverter (which has the same dimensions as the five inverters within the ring oscillator) was connected with a BNC cable to a high-input-impedance, unity-gain voltage buffer, the output of which was connected to an oscilloscope.

a channel length of 30 μm . As can be seen, the measured field-effect mobility remains well above $2\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ after two months of continuous exposure to air with a humidity of about 50%.

To evaluate the dynamic performance of the flexible C_{10} -DNTT TFTs we have designed and fabricated 5-stage ring oscillators composed of unipolar inverters based on a saturated-load design. The circuit schematic and the static transfer characteristics of such an inverter are shown in Fig. 5a. Fig. 5b shows the signal propagation delay per stage as a function of the supply voltage measured for flexible ring oscillators with two different design rules. When the TFTs have a channel length of 30 μm and a gate-to-contact overlap of 30 μm , the signal delay measured at a supply voltage of -3 V is 25 μs per stage (blue datapoints in Fig. 5b), whereas when the TFTs have a channel length of 10 μm and a gate-to-contact overlap of 15 μm (which are the smallest lateral dimensions attainable with our polyimide shadow masks), the signal delay measured at a supply voltage of -3 V is 5 μs per stage (red datapoints in Fig. 5b). Although this is more than an order of magnitude slower than the signal delay recently reported by Myny *et al.* for flexible ring oscillators based on pentacene TFTs with a 100 nm thick sputtered $\text{Al}_2\text{O}_3/\text{SAM}$ gate dielectric and a channel length of 2 μm ,⁵⁵ it is the shortest signal delay reported for an organic ring oscillator at supply voltages below 7 V. Signal delays below 1 μs per stage at a supply voltage of 3 V are projected for a design rule of 5 μm realized by means of high-resolution stencil masks.⁵⁶

In summary, we have fabricated low-voltage organic thin-film transistors and ring oscillators with record static and dynamic performance on flexible polymeric substrates. The devices utilize the recently developed high-mobility organic semiconductor 2,9-dicyclopentadithiophene [2,3-*b*:2',3'-*f'*]thieno[3,2-*b*]thiophene (C_{10} -DNTT), a high-capacitance gate dielectric based on an alkylphosphonic acid self-assembled monolayer, and area-selective contact doping using a strong organic molecular dopant to improve the exchange of charge carriers between the semiconductor channel and the gold source and drain contacts. The transistors have a carrier mobility of $4.3\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$, an on/off current ratio of 10^8 , a subthreshold swing of 68 mV per decade, and a signal propagation delay of 5 μs per stage at a supply voltage of 3 V.

References

- I. Yagi, N. Hirai, Y. Miyamoto, M. Noda, A. Imaoka, N. Yoneya, K. Nomoto, J. Kasahara, A. Yumoto and T. Urabe, *J. Soc. Inf. Disp.*, 2008, **16**, 15.
- T. Someya, Y. Kato, T. Sekitani, S. Iba, Y. Noguchi, Y. Murase, H. Kawaguchi and T. Sakurai, *Proc. Natl. Acad. Sci. U. S. A.*, 2005, **102**, 12321.
- T. W. Kelley, L. D. Boardman, T. D. Dunbar, D. V. Muires, M. J. Pellerite and T. P. Smith, *J. Phys. Chem. B*, 2003, **107**, 5877.
- T. W. Kelley, P. F. Baude, C. Gerlach, D. E. Ender, D. V. Muires, M. A. Haase, D. E. Vogel and S. D. Theiss, *Chem. Mater.*, 2004, **16**, 4413.
- W. Y. Chou, C. W. Kuo, C. W. Chang, B. L. Yeha and M. H. Chang, *J. Mater. Chem.*, 2010, **20**, 5474.
- C. Y. Wei, S. H. Kuo, Y. M. Hung, W. C. Huang, F. Adriyanto and Y. H. Wang, *IEEE Electron Device Lett.*, 2011, **32**, 90.
- J. Smith, R. Hamilton, Y. Qi, A. Kahn, D. D. C. Bradley, M. Heaney, I. McCulloch and T. D. Anthopoulos, *Adv. Funct. Mater.*, 2010, **20**, 2330.
- T. Yamamoto and K. Takimiya, *J. Am. Chem. Soc.*, 2007, **129**, 2224.
- T. Yamamoto and K. Takimiya, *J. Photopolym. Sci. Technol.*, 2007, **20**, 57.
- T. Izawa, E. Miyazaki and K. Takimiya, *Adv. Mater.*, 2008, **20**, 3388.
- T. Uemura, Y. Hirose, M. Uno, K. Takimiya and J. Takeya, *Appl. Phys. Express*, 2009, **2**, 111501.
- H. Minemawari, T. Yamada, H. Matsui, J. Tsutsumi, S. Haas, R. Chiba, R. Kumai and T. Hasegawa, *Nature*, 2011, **475**, 364.
- T. Yamada, R. Kumai, Y. Takahashi and T. Hasegawa, *J. Mater. Chem.*, 2010, **20**, 5810.
- H. N. Tsao, D. M. Cho, I. Park, M. R. Hansen, A. Mavrinskiy, D. Y. Yoon, R. Graf, W. Pisula, H. W. Spiess and K. Müllen, *J. Am. Chem. Soc.*, 2011, **133**, 2605.
- K. Niimi, S. Shinamura, I. Osaka, E. Miyazaki and K. Takimiya, *J. Am. Chem. Soc.*, 2011, **133**, 8732.
- K. Niimi, M. J. Kang, E. Miyazaki, I. Osaka and K. Takimiya, *Org. Lett.*, 2011, **13**, 3430.
- M. J. Kang, I. Doi, H. Mori, E. Miyazaki, K. Takimiya, M. Ikeda and H. Kuwabara, *Adv. Mater.*, 2011, **23**, 1222.
- G. H. Gelinck, H. E. A. Huitema, E. van Veenendaal, E. Cantatore, L. Schrijnemakers, J. B. P. H. van der Putten, T. C. T. Geuns, M. Beenhakkers, J. B. Giesbers, B. H. Huisman, E. J. Meijer, E. M. Benito, F. J. Touwslager, A. W. Marsman, B. J. E. van Rens and D. M. de Leeuw, *Nat. Mater.*, 2004, **3**, 106.
- T. Minari, M. Kano, T. Miyadera, S. D. Wang, Y. Aoyagi and K. Tsukagoshi, *Appl. Phys. Lett.*, 2009, **94**, 093307.
- B. K. C. Kjellander, W. T. T. Smaal, J. E. Anthony and G. H. Gelinck, *Adv. Mater.*, 2010, **22**, 4612.
- B. H. Hamadani, D. J. Gundlach, I. McCulloch and M. Heaney, *Appl. Phys. Lett.*, 2007, **91**, 243512.
- E. C. P. Smits, T. D. Anthopoulos, S. Setayesh, E. van Veenendaal, R. Coehoorn, P. W. M. Blom, B. de Boer and D. M. de Leeuw, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2006, **73**, 205316.
- R. Müller, S. Smout, C. Rolin, J. Genoe and P. Heremans, *Org. Electron.*, 2011, **12**, 1227.
- M. H. Yoon, C. Kim, A. Facchetti and T. J. Marks, *J. Am. Chem. Soc.*, 2006, **128**, 12851.
- M. Kano, T. Minari and K. Tsukagoshi, *Appl. Phys. Lett.*, 2009, **94**, 143304.

- 26 S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, Wiley, Hoboken, NJ, 3rd edn, 2007, p. 315.
- 27 J. Sun, B. Zhang and H. E. Katz, *Adv. Funct. Mater.*, 2011, **21**, 29.
- 28 U. Zschieschang, F. Ante, T. Yamamoto, K. Takimiya, H. Kuwabara, M. Ikeda, T. Sekitani, T. Someya, K. Kern and H. Klauk, *Adv. Mater.*, 2010, **22**, 982.
- 29 R. Schroeder, L. A. Majewski and M. Grell, *Appl. Phys. Lett.*, 2004, **84**, 1004.
- 30 K. Tsukagoshi, K. Shigeto, I. Yagi and Y. Aoyagi, *Appl. Phys. Lett.*, 2006, **89**, 113507.
- 31 J. Li, X. W. Zhang, L. Zhang, K. U. Haq, X. Y. Jiang, W. Q. Zhu and Z. L. Zhang, *Solid State Commun.*, 2009, **149**, 1826.
- 32 S. P. Tiwari, W. J. Potscavage, Jr, T. Sajoto, S. Barlow, S. R. Marder and B. Kippelen, *Org. Electron.*, 2010, **11**, 860.
- 33 F. Ante, D. Kälblein, U. Zschieschang, T. W. Canzler, A. Werner, K. Takimiya, M. Ikeda, T. Sekitani, T. Someya and H. Klauk, *Small*, 2011, **7**, 1186.
- 34 M. F. Chang, P. T. Lee, S. P. McAlister and A. Chin, *IEEE Electron Device Lett.*, 2008, **29**, 215.
- 35 H. Ma, O. Acton, G. Ting, J. W. Ka, H. L. Yip, N. Tucker, R. Schofield and A. K. Y. Jen, *Appl. Phys. Lett.*, 2008, **92**, 113303.
- 36 D. A. Serban, V. Kilchytska, A. Vlad, A. Martin-Hoyas, B. Nysten, A. M. Jonas, Y. H. Geerts, R. Lazzaroni, V. Bayot, D. Flandre and S. Melinte, *Appl. Phys. Lett.*, 2008, **92**, 143503.
- 37 Z. Liu, J. H. Oh, M. E. Roberts, P. Wei, B. C. Paul, M. Okajima, Y. Nishi and Z. Bao, *Appl. Phys. Lett.*, 2009, **94**, 203301.
- 38 W. Xu and S. W. Rhee, *J. Mater. Chem.*, 2009, **19**, 5250.
- 39 W. C. Shin, H. Moon, S. Yoo, Y. Li and B. J. Cho, *IEEE Electron Device Lett.*, 2010, **31**, 1308.
- 40 W. Xu and S. W. Rhee, *Org. Electron.*, 2010, **11**, 996.
- 41 O. Acton, M. Dubey, T. Weidner, K. M. O'Malley, T. W. Kim, G. G. Ting, D. Hutchins, J. E. Baio, T. C. Lovejoy, A. H. Gage, D. G. Castner, H. Ma and A. K. Y. Jen, *Adv. Funct. Mater.*, 2011, **21**, 1476.
- 42 S. H. Kim, M. Jang, H. Yang, J. E. Anthony and C. E. Park, *Adv. Funct. Mater.*, 2011, **21**, 2198.
- 43 X. Li, W. T. T. Smaal, C. Kjellander, B. van der Putten, K. Gualandris, E. C. P. Smits, J. Anthony, D. J. Broer, P. W. M. Blom, J. Genoe and G. Gelinck, *Org. Electron.*, 2011, **12**, 1319.
- 44 W. Xu and S. W. Rhee, *J. Mater. Chem.*, 2011, **21**, 998.
- 45 T. Oyama, R. Ye, M. Baba and K. Ohta, *Mol. Cryst. Liq. Cryst.*, 2007, **471**, 205.
- 46 H. S. Tan, S. R. Kulkarni, T. Cahyadi, P. S. Lee, S. G. Mhaisalkar, J. Kasim, Z. X. Shen and F. R. Zhu, *Appl. Phys. Lett.*, 2008, **93**, 183503.
- 47 Q. J. Cai, Y. Gan, M. B. Chan-Park, H. B. Yang, Z. S. Lu, C. M. Li, J. Guo and Z. L. Dong, *Chem. Mater.*, 2009, **21**, 3153.
- 48 Y. Gan, Q. J. Cai, C. M. Li, H. B. Yang, Z. S. Lu, C. Gong and M. B. Chan-Park, *ACS Appl. Mater. Interfaces*, 2009, **1**, 2230.
- 49 H. S. Tan, N. Mathews, T. Cahyadi, F. R. Zhu and S. G. Mhaisalkar, *Appl. Phys. Lett.*, 2009, **94**, 263303.
- 50 X. H. Zhang, W. J. Potscavage, Jr, S. Choi and B. Kippelen, *Appl. Phys. Lett.*, 2009, **94**, 043312.
- 51 X. Sun, L. Zhang, C. A. Di, Y. Wen, Y. Guo, Y. Zhao, G. Yu and Y. Liu, *Adv. Mater.*, 2011, **23**, 3128.
- 52 U. Zschieschang, F. Ante, D. Kälblein, T. Yamamoto, K. Takimiya, H. Kuwabara, M. Ikeda, T. Sekitani, T. Someya, J. Blochwitz-Nimoth and H. Klauk, *Org. Electron.*, 2011, **12**, 1370.
- 53 B. Hekmatshoar, K. H. Cherenack, A. Z. Kattamis, K. Long, S. Wagner and J. C. Sturm, *Appl. Phys. Lett.*, 2008, **93**, 032103.
- 54 B. Hekmatshoar, S. Wagner and J. C. Sturm, *Appl. Phys. Lett.*, 2009, **95**, 143504.
- 55 K. Myny, S. Steudel, S. Smout, P. Vicca, F. Furthner, B. van der Putten, A. K. Tripathi, G. H. Gelinck, J. Genoe, W. Dehaene and P. Heremans, *Org. Electron.*, 2010, **11**, 1176.
- 56 F. Ante, D. Kälblein, T. Zaki, U. Zschieschang, K. Takimiya, M. Ikeda, T. Sekitani, T. Someya, J. N. Burghartz, K. Kern and H. Klauk, *Small* DOI: 10.1002/sml.201101677.