

## Spatial control of the threshold voltage of low-voltage organic transistors by microcontact printing of alkyl- and fluoroalkyl-phosphonic acids

**Ikue Hirata**, School of Engineering, The University of Tokyo, Bunkyo-ku, Tokyo 113-8656, Japan  
**Ute Zschieschang** and **Frederik Ante**, Max Planck Institute for Solid State Research, 70569 Stuttgart, Germany  
**Tomoyuki Yokota** and **Kazunori Kuribara**, School of Engineering, The University of Tokyo, Bunkyo-ku, Tokyo 113-8656, Japan  
**Tatsuya Yamamoto** and **Kazuo Takimiya**, Department of Applied Chemistry, Faculty of Engineering, Hiroshima University, Higashi-Hiroshima, Hiroshima 739-8527, Japan  
**Masaaki Ikeda** and **Hirokazu Kuwabara**, Functional Chemicals RD Laboratories, Nippon Kayaku Co., Ltd., Kita, Tokyo 115-8588, Japan  
**Hagen Klauk**, Max Planck Institute for Solid State Research, 70569 Stuttgart, Germany  
**Tsuyoshi Sekitani**, School of Engineering, The University of Tokyo, Bunkyo-ku, Tokyo 113-8656, Japan  
**Takao Someya**, School of Engineering, The University of Tokyo, Bunkyo-ku, Tokyo 113-8656, Japan; Institute for Nano Quantum Information Electronics, The University of Tokyo, Meguro-ku, Tokyo 153-8505, Japan

Address all correspondence to Takao Someya at [someya@ee.t.u-tokyo.ac.jp](mailto:someya@ee.t.u-tokyo.ac.jp)

(Received 24 May 2011; accepted 16 August 2011)

### Abstract

Low-voltage-driven organic thin-film transistors (organic TFTs) with spatially controlled threshold voltages ( $-1.2$  and  $-0.36$  V) were fabricated for the first time. Using the microcontact printing method, tetradecylphosphonic acid (HC14-PA) and pentadecylfluoro-octadecylphosphonic acid (FC18-PA) were transferred to form ultrathin layers in different regions on a substrate. Together with plasma-grown aluminum oxide ( $\text{AlO}_x$ ) layer, the stamped layers were shown to have equal insulating ability as the dipped method monolayer. The feasibility of the area-selective stamping method was displayed using locally controlled inverter circuits. The shift of turn-on voltage for those transistors was consistent with the threshold voltage shift of the transistors.

Recently, organic thin-film transistors (organic TFTs) have attracted attention because they are a key element in realizing a new class of devices such as flexible displays,<sup>[1,2]</sup> radio frequency identification tags,<sup>[3]</sup> and large-area sensor arrays.<sup>[4]</sup> As a result of organic transistor technology advancement, large-scale integration such as processors<sup>[5]</sup> and shift registers<sup>[6,7]</sup> has become possible. An important prerequisite for the reliable operation of such highly complex circuits are large noise margins that are indispensable for the successful suppression of inadvertent switching events in the unavoidable presence of electronic noise.<sup>[8]</sup> Large noise margins in turn require precise and deterministic control of the threshold voltage of the transistors. Doping is widely used in inorganic transistors to control threshold voltage; however, many dopants are unstable and diffuse into organic materials, which makes it difficult to control the threshold voltage in organic transistors.

Alternatively, surface modification is a very effective method to control the threshold voltage in organic transistors. The threshold voltage can be controlled using cross-linked organic insulating polymers,<sup>[9]</sup> thin layers of hexamethyldisilazane,<sup>[10]</sup> and self-assembled monolayers (SAMs).<sup>[11,12]</sup> In particular, SAMs in combination with ultrathin metal oxide dielectrics are particularly attractive, since they provide very low operation voltages of only a few volts, along with deterministic control of the

threshold voltage, through the alkyl-chain length<sup>[13]</sup> and/or the electron-donating or -withdrawing properties of materials such as fluoroalkylphosphonic acid.<sup>[14,15]</sup> Typically, SAMs are formed by dipping the entire substrate into a solution of the molecules, so that all TFTs on the substrate end up having the same threshold voltage.<sup>[11–13,16]</sup> However, for certain applications it is highly desirable to have TFTs with two different threshold voltages in specific locations on the same substrate. For example, to control the switching voltage of a p-type metal-oxide-semiconductor (pMOS) inverter, the threshold voltages of two transistors that consist of the inverter should be spatially controlled. In principle, this can be accomplished by a printing process such as area-selective microcontact printing, which also provides a wide patterning range of surface modification materials. However, to our knowledge this possibility has not been exploited so far.


Reported herein is the fabrication of organic transistors with different threshold voltages on the substrate that are defined by area-selective microcontact printing (“stamping”) using polydimethylsiloxane (PDMS). Solutions of tetradecylphosphonic acid (HC14-PA) or pentadecylfluoro-octadecylphosphonic acid (FC18-PA) were printed (“stamped”) on the surface of Al gate electrodes coated with a few nanometers-thick aluminum oxide ( $\text{AlO}_x$ ). The average thickness of the stamped ultrathin layer was one or two monolayers. Their insulating

properties were equivalent to those of single SAMs prepared by conventional dipping and the leakage current density was two or three orders of magnitude smaller than the transistors without SAMs. The difference in threshold voltage between TFTs with the HC14-PA gate dielectric and TFTs with the FC18-PA gate dielectric was 0.83 V, which is about 42% of the supply voltage (2 V). By stamping HC14-PA and FC18-PA SAMs onto different regions on the same substrate, TFTs having different threshold voltages were realized in specific locations of the substrate, allowing the availability of TFTs with different threshold voltages to be exploited for the realization of robust integrated circuits.

The development of the device structure is schematically shown in Fig. 1(a). The Al gate electrodes with a thickness of 30 nm were evaporated through a shadow mask onto a Si substrate with a 500 nm thick oxidized surface. The surface of the electrode was oxidized by plasma (200 W, 30 s) to form a thin, dense  $\text{AlO}_x$  layer. The SAMs were then transferred onto the Al/ $\text{AlO}_x$  stack from a PDMS (Sylgard® 184 Silicone Elastomer Kit; Midland, MI).<sup>[17,18]</sup> The stamp was first dipped into 2-propanol solution of 1 mmol/l either HC14-PA or FC18-PA solutions for 5 min and then placed onto the Si/Al/ $\text{AlO}_x$  surface for 10 min to allow a molecular monolayer to self-assemble on the  $\text{AlO}_x$  surface. For comparison, SAMs formed by dipping were also prepared in which the substrate was

immersed in a 2-propanol solution of 1 mmol/l of HC14-PA or FC18-PA and then rinsed with pure 2-propanol.<sup>[13]</sup> The last step in both the stamping and dipping process was to bake the substrate on a hotplate at 100 °C for 10 min. A 30 nm thick layer of organic semiconductor dinaphtho[2,3-*b*:2',3'-*f*]thieno [3,2-*b*]thiophene (DNNT)<sup>[19]</sup> was evaporated at room temperature. Finally, the source and drain electrodes with a channel length of 40  $\mu\text{m}$  were evaporated. An optical microscopic image of the fabricated transistor is shown in Fig. 1(b).

Figure 1(c) shows the leakage current density measured on Al/ $\text{AlO}_x$ /SAM/Au capacitors (without semiconductor) based on SAMs of either HC14-PA or FC18-PA prepared by either stamping or dipping, plus a control device without SAM. The top surface size for the Au electrodes was  $700 \times 100 \mu\text{m}^2$ . In Fig. 1(c) it can be seen that all the capacitors with SAMs, either dipped or stamped, exhibited a current density that was two or three orders of magnitude smaller than that without SAM, confirming the important role of SAM in suppressing gate leakage. The difference in current density demonstrates that a pinhole-free thin layer was formed using the stamping process. Also note that stamped SAMs exhibited leakage currents that were smaller than dipped SAM samples, which have previously shown the ability to integrate at the circuit level (see also Supplementary information).<sup>[18]</sup> Further integration studies using stamped SAMs will be examined at a later time.




**Figure 1.** (a) Schematic of the stamping process, including the process to prepare SAMs of two different phosphonic acids in different regions on the same substrate by microcontact printing (stamping). (b) Photograph of a completed organic transistor. (c) Leakage current density as a function of applied voltage measured on five different SAM capacitors (red: dipped HC14-PA; blue: dipped FC18-PA; yellow: stamped HC14-PA; green: stamped FC18-PA; black: control device without SAM). The measurement was replicated ten times to assure uniformity. (d) Capacitance as a function of frequency under a bias voltage of 1 V.

Figure 1(d) shows the capacitance frequency response. It can be seen that the capacitances of all the devices with SAMs were in the range expected from previous reports: close to  $800 \text{ nF/cm}^2$  for HC14-PA<sup>[20]</sup> and  $(600 \pm 100) \text{ nF/cm}^2$  for FC18-PA.<sup>[16]</sup> Note that dipped samples always exhibit larger capacitance than stamped samples. Assuming that the dielectric constant of SAMs is 2.5,<sup>[21]</sup> the thickness of the SAM layers was evaluated from the capacitance as 0.9 and 1.2 nm for dipped and stamped HC14-PA layers, respectively, as compared to 1.4 and 2.7 nm for dipped and stamped FC18-PA layers, respectively, which were very close to the SAM molecule length of 2.3 nm. In AFM observation, the surface morphology of DNTT grains on dipped SAM is different from that on stamped SAM, which can be ascribed to the difference of the surface smoothness of SAM layers even though the average thickness was one or two monolayers for both HC14-PA and FC18-PA samples, since the grain size of the DNTT is affected by the smoothness of the SAM layer underneath<sup>[13]</sup> (see also Supplementary Fig. 1 online). The multilayer of stamped samples is considered to be due to the excess SAM molecules, which were not rinsed. It is important to remember that the leakage current of stamped samples was smaller than that of dipped samples, as shown in Fig. 1(c). Although this is an indirect measure, it still provides evidence that the possible existence of sub-monolayer coverage can be excluded. Future structural characterization is necessary.

Transistor characteristic properties were measured in ambient air at room temperature using a semiconductor parameter analyzer (Agilent 4156C) Agilent Technologies (Santa Clara, CA). The representative transfer curves for transistors without SAMs and those dipped or stamped with SAMs are shown in Fig. 2(a). The mobilities and the threshold voltages were extracted from the transfer curves. Histograms of the threshold voltages of 38 transistors are shown in Fig. 2(b) (for a summary, see also Supplementary Table 1 online), along with the field-effect mobilities that were also extracted from the transfer curves. Regardless of the process and/or species of SAM, all samples with SAMs exhibited larger mobility than those without SAM, as expected.<sup>[13]</sup> The HC14-PA samples had a higher mobility than the FC18-PA samples, which is also in line with previous reports.<sup>[12,14,16]</sup> Furthermore, all the samples with SAMs exhibited larger on/off ratios than those samples without SAMs, as a result of smaller gate leakage currents. Most importantly, the choice of SAM molecule has a pronounced effect on the threshold voltage of the TFTs, regardless of whether the SAMs were prepared by stamping or dipping, as can be clearly seen in Fig. 2(a). The difference in threshold voltage between TFTs with HC14-PA and TFTs with FC18-PA was 0.83 V, which is about 42% of the supply voltage (2 V). Systematic changes of the threshold voltages were clearly observed, although the distribution of stamped samples was slightly larger than that of dipped samples.

To show the feasibility of the stamping approach for spatially controlling threshold voltage transistors, inverters were fabricated and characterized. As shown in Fig. 2(c), the drive TFTs were comprised of FC18-PA, while the load



**Figure 2.** (a) Transfer characteristics of DNTT transistors without SAMs and with SAMs of HC14-PA or FC18-PA prepared by stamping or dipping. The measurements were performed with a drain–source voltage  $V_{DS} = -2 \text{ V}$ . (b) Histogram of the threshold voltages of 38 TFTs, showing the distinct dependence of threshold voltage on the choice of SAM molecule (HC14-PA or FC18-PA), regardless of the process (stamping or dipping). (c) Circuit schematic of the inverters. (d) Static transfer characteristics of inverters in which the drive and load TFTs have the same threshold voltage (blue curve) or different threshold voltages (red curve). In both inverters, the drive TFT uses an FC18-PA, while the load TFT is based either on an FC18-PA (blue curve) or on an HC14-PA (red curve). The effect on the switching voltage of the inverter is clearly seen.

TFTs used stamped FC18-PA or HC14-PA (for the fabricated device image, see also Supplementary Fig. 2 online). Figure 2(d) shows the input and output characteristics of the inverters, and it can be seen that the inverters had distinctly different switching voltages. When the load and drive TFTs had the same threshold voltage ( $-0.36 \text{ V}$ ), the inverter switched at positive input voltages (blue curve), but when the threshold voltage of the load TFT ( $-1.19 \text{ V}$ ) was more negative than the threshold voltage of the drive TFT ( $-0.36 \text{ V}$ ), the switching voltage was negative. The consistent behavior of turn-on voltage in the integrated circuits clearly shows the feasibility of the spatial control of threshold voltage by stamping. Both samples showed hysteresis, which might be caused by carrier trappings at the insulator–semiconductor interface<sup>[9,22]</sup> and other reasons. A more detailed investigation is needed in order to identify the exact reason for the hysteresis. Further optimization of the process conditions is important to improve the uniformity of threshold voltage by stamping for sophisticated design of integrated circuits and is an important direction for the future.

## Acknowledgments

This work was partly supported by JST/CREST, Special Coordination Funds for Promoting, NEDO and the Global COE Program on Physical Sciences Frontier, MEXT Japan.

## Supplementary materials

For supplementary material for this article, please visit <http://dx.doi.org/10.1557/mrc.2011.11>

## References

1. J.A. Rogers, Z. Bao, K. Baldwin, A. Dodabalapur, B. Crone, V.R. Raju, V. Kuck, H. Katz, K. Amundson, J. Ewing, and P. Drzaic: Paper-like electronic displays: large-area rubber-stamped plastic sheets of electronics and microencapsulated electrophoretic inks. *Proc. Natl. Acad. Sci. USA* **98**, 4835 (2001).
2. A. Dodabalapur, Z. Bao, A. Makhija, J.G. Laquindanum, V.R. Raju, Y. Feng, H.E. Katz, and J. Rogers: Organic smart pixels. *Appl. Phys. Lett.* **73**, 142 (1998).
3. K. Myny, S. Steudel, S. Smout, P. Vicca, F. Furthner, B. van der Putten, A. K. Tripathi, G.H. Gelinck, J. Genoe, W. Dehaene, and P. Heremans: Organic RFID transponder chip with data rate compatible with electronic product coding. *Org. Electron.* **11**, 1176 (2010).
4. T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, and T. Someya: Organic nonvolatile memory transistors for flexible sensor arrays. *Science* **326**, 1516 (2009).
5. K. Myny, E. van Veenendaal, G.H. Gelinck, J. Genoe, W. Dehaene, and P. Heremans: An 8b organic microprocessor on plastic foil. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011; p. 322.
6. M.-H. Jung, H.-J. Chung, Y.-J. Park, and O. Kim: A full p-type poly-Si TFT shift register for active matrix displays, In *Amorphous and Polycrystalline Thin-Film Silicon Science and Technology—2010*, edited by Q. Wang, B. Yan, A. Flewitt, C.-C. Tsai, and S. Higashi (Mater. Res. Soc. Symp. Proc. **1245**, Warrendale, PA, 2010) 1245-A19-06, p. 409.
7. G.H. Gelinck, H.E.A. Huitema, E. van Veenendaal, E. Cantatore, L. Schrijnemakers, J.B.P.H. van der Putten, T.C.T. Geuns, M. Beenhakkers, J.B. Giesbers, B.-H. Huisman, E.J. Meijer, E.M. Benito, F.J. Touwslager, A.W. Marsman, B.J.E. van Rens, and D.M. de Leeuw: Flexible active-matrix displays and shift registers based on solution-processed organic transistors. *Nat. Mater.* **3**, 106 (2004).
8. E. Cantatore and E.J. Meijer: Transistor operation and circuit performance in organic electronics, Proceedings of the 29th European Solid-State Circuits Conference, Estoril, Portugal, 2003; p. 29.
9. H. Kawaguchi, M. Taniguchi, and T. Kawai: Control of threshold voltage and hysteresis in organic field-effect transistors. *Appl. Phys. Lett.* **94**, 093305 (2009).
10. J.B. Koo, J.W. Lim, S.H. Kim, S.J. Yun, C.H. Ku, S.C. Lim, and J.H. Lee: Pentacene thin-film transistors and inverters with plasma-enhanced atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> gate dielectric. *Thin Solid Films* **515**, 3132 (2007).
11. S. Kobayashi, T. Nishikawa, T. Takenobu, S. Mori, T. Shimoda, T. Mitani, H. Shimotani, N. Yoshimoto, S. Ogawa, and Y. Iwasa: Control of carrier density by self-assembled monolayers in organic field-effect transistors. *Nat. Mater.* **3**, 317 (2004).
12. K.P. Pernstich, S. Haas, D. Oberhoff, C. Goldmann, D.J. Gundlach, B. Batlogg, A.N. Rashid, and G. Schitter: Threshold voltage shift in organic field effect transistors by dipole monolayers on the gate insulator. *J. Appl. Phys.* **96**, 6431 (2004).
13. K. Fukuda, T. Hamamoto, T. Yokota, T. Sekitani, U. Zschieschang, H. Klauk, and T. Someya: Effects of the alkyl chain length in phosphonic acid self-assembled monolayer gate dielectrics on the performance and stability of low-voltage organic thin-film transistors. *Appl. Phys. Lett.* **95**, 203301 (2009).
14. U. Kraft, U. Zschieschang, F. Ante, D. Käblein, C. Kamella, K. Amsharov, M. Jansen, K. Kern, E. Weber, and H. Klauk: Fluoroalkylphosphonic acid self-assembled monolayer gate dielectrics for threshold-voltage control in low-voltage organic thin-film transistors. *J. Mater. Chem.* **20**, 6416 (2010).
15. U. Zschieschang, F. Ante, M. Schlörholz, K. Kern, and H. Klauk: Deterministic and continuous control of the threshold voltage and noise margin of organic thin-film transistors and organic complementary circuits using mixed phosphonic acid self-assembled monolayer gate dielectrics. 181 (2009). Presented at the Device Research Conference, 2009, University Park, PA, DRC 2009 Issue Date 22–24 June 2009; pp. 181–182. Print ISBN: 978-1-4244-3528-9; INSPEC Accession Number: 11010522; Digital Object Identifier: 10.1109/DRC.2009.5354940.
16. U. Zschieschang, F. Ante, M. Schlörholz, M. Schmidt, K. Kern, and H. Klauk: Mixed self-assembled monolayer gate dielectrics for continuous threshold voltage control in organic transistors and circuits. *Adv. Mater.* **22**, 4489 (2010).
17. Y.-L. Loo, R.L. Willett, K.W. Baldwin, and J.A. Rogers: Interfacial chemistries for nanoscale transfer printing. *J. Am. Chem. Soc.* **124**, 7654 (2002).
18. U. Zschieschang, M. Halik, and H. Klauk: Microcontact-printed self-assembled monolayers as ultrathin gate dielectrics in organic thin-film transistors and complementary circuits. *Langmuir* **24**, 1665 (2008).
19. T. Yamamoto and K. Takimiya: Facile synthesis of highly  $\pi$ -extended heteroarenes, dinaphtho[2,3-b:2',3'-f]chalcogenopheno[3,2-b]chalcogenophenes, and their application to field-effect transistors. *J. Am. Chem. Soc.* **129**, 2224 (2007).
20. A. Jedaa, M. Burkhardt, U. Zschieschang, H. Klauk, D. Habich, G. Schmid, and M. Halik: The impact of self-assembled monolayer thickness in hybrid gate dielectrics for organic thin-film transistors. *Org. Electron.* **10**, 1442 (2009).
21. R. Maoz and J. Sagiv: On the formation and structure of self-assembling monolayers. I. A comparative at-wettability study of Langmuir–Blodgett and adsorbed films on flat substrates and glass microbeads. *J. Colloid Interface Sci.* **100**, 465 (1984).
22. H. Sirringhaus: Device physics of solution-processed organic field-effect transistors. *Adv. Mater.* **17**, 2411 (2005).

# **Spatial Control of the Threshold Voltage of Low-Voltage Organic Transistors by Microcontact-Printing of Alkyl- and Fluoroalkyl-phosphonic Acids**

Ikue Hirata<sup>1</sup>, Ute Zschieschang<sup>2</sup>, Frederik Ante<sup>2</sup>, Tomoyuki Yokota<sup>1</sup>, Kazunori Kuribara<sup>1</sup>,  
Tatsuya Yamamoto<sup>3</sup>, Kazuo Takimiya<sup>3</sup>, Masaaki Ikeda<sup>4</sup>, Hirokazu Kuwabara<sup>4</sup>, Hagen Klauk<sup>2</sup>,  
Tsuyoshi Sekitani<sup>1</sup>, and Takao Someya<sup>1,5\*</sup>

<sup>1</sup> School of Engineering, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656,  
Japan

<sup>2</sup> Max Planck Institute for Solid State Research, Heisenbergstrasse 1, 70569 Stuttgart, Germany

<sup>3</sup> Department of Applied Chemistry, Faculty of Engineering, Hiroshima University, Higashi-  
Hiroshima, Hiroshima 739-8527, Japan

<sup>4</sup> Functional Chemicals RD Laboratories, Nippon Kayaku Co., Ltd., Kita, Tokyo 115-8588,  
Japan

<sup>5</sup> Institute for Nano Quantum Information Electronics, The University of Tokyo, 4-6-1 Komaba,  
Meguro-ku, Tokyo 153-8505, Japan

Correspondence should be sent to [someya@ee.t.u-tokyo.ac.jp](mailto:someya@ee.t.u-tokyo.ac.jp).

### **Details of Figure 1(c)**

Ideally, FC18-PA is expected to have smaller leak current density, however, actual devices were affected by many factors such as drift currents by small pinholes, sweep direction and the number of sweeps. The two minima observed in the dipped samples were shifted due to the independent sweep in the positive direction and in the negative direction.

**Table SI.** Summary of the threshold voltages and field-effect mobilities of DNTT transistors with SAMs of C41 or FC prepared by stamping or dipping, or without SAM.

**Figure S1.** AFM images of DNTT layers deposited on  $\text{AlO}_x$  and on dipped or stamped SAM layers. The scan area is  $2.5 \times 2.5 \mu\text{m}^2$ . The grain sizes of each sample were (a) on  $\text{AlO}_x$   $2.4 \times 10^4 \text{ nm}^2$ , (b) on dipped HC14-PA  $3.2 \times 10^4 \text{ nm}^2$ , (c) on dipped FC18-PA  $8.3 \times 10^4 \text{ nm}^2$ , (d) on stamped HC14-PA  $3.4 \times 10^4 \text{ nm}^2$ , and (e) on stamped FC18-PA  $3.1 \times 10^4 \text{ nm}^2$ .

**Figure S2.** Optical image of a load inverter with stamped SAMs. The load transistor has channel width of 2 mm and channel length of 50  $\mu\text{m}$ . The drive transistor has channel width of 35 mm and channel length of 50  $\mu\text{m}$ .

Table SI

	$V_{TH}$ (V)		mobility ( $\text{cm}^2/\text{V}\cdot\text{s}$ )	
	average	standard deviation	average	standard deviation
HC14-PA (dipping)	-1.34	0.068	1.90	0.122
FC18-PA (dipping)	-0.27	0.052	0.81	0.026
HC14-PA (stamping)	-1.19	0.071	1.05	0.314
FC18-PA (stamping)	-0.36	0.048	0.79	0.373
without SAM	-1.26	0.151	0.31	0.091



