Contents lists available at ScienceDirect

## **Organic Electronics**

journal homepage: www.elsevier.com/locate/orgel

# Bias-stress stability of low-voltage p-channel and n-channel organic thin-film transistors on flexible plastic substrates

Sibani Bisoyi <sup>a,b,\*</sup>, Ute Zschieschang<sup>b</sup>, Myeong Jin Kang<sup>c</sup>, Kazuo Takimiya<sup>d</sup>, Hagen Klauk<sup>b</sup>, Shree Prakash Tiwari<sup>a</sup>

<sup>a</sup> Centre for Information and Communication Technology, Indian Institute of Technology (IIT), Jodhpur 342011, India

<sup>b</sup> Max Planck Institute for Solid State Research, Heisenbergstr. 1, Stuttgart 70569, Germany

<sup>c</sup> Department of Applied Chemistry, Hiroshima University, Higashi-Hiroshima 739-8527, Japan

<sup>d</sup> Center for Emergent Matter Science (CEMS), RIKEN, Wako, Saitama 351-0198, Japan

#### ARTICLE INFO

Article history: Received 29 July 2014 Received in revised form 25 August 2014 Accepted 30 August 2014 Available online 18 September 2014

Keywords: Organic thin-film transistors Bias stress 10%-Current-decay lifetime

## ABSTRACT

The bias-stress stability of low-voltage organic p-channel and n-channel thin-film transistors (TFTs) based on five promising organic semiconductors and fabricated on flexible polyethylene naphthalate (PEN) substrates has been investigated. In particular, it has been studied to which extent the bias-stress-induced decay of the on-state drain current of the TFTs is affected by the choice of the semiconductor and by the gate-source and drain-source voltages applied during bias stress. It has been found that for at least some of the organic p-channel TFTs investigated in this study, the bias-stress stability is comparable to that of a-Si:H and metal-oxide TFTs, despite the fact that the organic TFTs were fabricated at significantly lower process temperatures, which is important in view of the fabrication of these devices on plastic substrates.

© 2014 Elsevier B.V. All rights reserved.

## 1. Introduction

Organic thin-film transistors (TFTs) are potentially useful for flexible, large-area electronics applications, such as bendable, rollable or foldable active-matrix organic lightemitting diode (AMOLED) displays [1–6]. In an AMOLED display, each pixel contains several TFTs, one of which has the task of supplying the electric current that is required to drive the organic LED of that pixel to the specified brightness. Since the brightness (luminance) of organic LEDs is typically a steep function of the electric current flowing through the LED [7], the long-term stability of the drain current of the drive TFTs in AMOLED displays during continuous on-state biasing is very

\* Corresponding author at: Centre for Information and Communication Technology, Indian Institute of Technology (IIT), Jodhpur 342011, India.

*E-mail addresses:* sibani.bisoyi@iitj.ac.in (S. Bisoyi), sptiwari@iitj.ac.in (S.P. Tiwari).

http://dx.doi.org/10.1016/j.orgel.2014.08.057 1566-1199/© 2014 Elsevier B.V. All rights reserved. important. In TFTs based on disordered materials, such as hydrogenated amorphous silicon (a-Si:H), amorphous or polycrystalline metal oxides, and conjugated organic semiconductors, the stability of the on-state drain current during continuous operation is typically limited by the bias-stress effect, i.e., by the time-dependent trapping of charges from the gate-induced carrier channel into localized defect states in the semiconductor, in the gate dielectric, and/or at the semiconductor/dielectric interface. While the trapped charges no longer contribute to the drain current, they continue to contribute to the charge balance of the transistor, so that the time-dependent decay in drain current during bias stress is accompanied by a time-dependent shift of the threshold voltage of the transistor in the direction of the applied gate-source voltage.

The physical mechanisms and the analytical description of the bias-stress effect in organic TFTs have been the subject of a large number of previous publications and reviews





CrossMark

[8–11]. In addition, many reports have discussed how the bias-stress stability of organic TFTs is affected by various parameters, such as the TFT architecture [12], the properties of the gate dielectric [13–16], the presence of grain boundaries in the organic semiconductor [17], the material chosen for the source and drain contacts [18], the application of a post-process anneal [19], the presence of trace amounts of water in the transistor [20], and the magnitude of the applied gate-source and drain-source voltages [9,21–23]. With few exceptions [5,19,24,25], the organic transistors examined in these reports were all fabricated on rigid silicon or glass substrates. Since conclusions drawn from bias-stress experiments conducted on TFTs fabricated on silicon or glass substrates are not necessarily applicable to TFTs fabricated on plastic substrates (due, for example, to the impact of surface roughness [26] and thermal budget [27]), it is useful to investigate and benchmark the bias-stress stability of organic TFTs specifically fabricated on plastic substrates. Here we compare the biasstress stability of low-voltage organic TFTs fabricated on flexible polymeric substrates using five different vacuumdeposited small-molecule semiconductors, three of which provide field-effect mobilities ranging from about 2 to 4 cm<sup>2</sup>/Vs in p-channel TFTs, while the other two have shown great potential for the realization of organic n-channel TFTs with good air stability.

The schematic cross-section of the TFTs is shown in Fig. 1, along with the five semiconductors employed in this study: dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene

(DNTT; [29]), 2,9-didecyl-DNTT (C<sub>10</sub>-DNTT; [30]) and 2,9diphenyl-DNTT (DPh-DNTT; [31]) for the p-channel TFTs, as well as hexadecafluorocopperphthalocyanine (F<sub>16</sub>CuPc; [32]) and N.N'-bis-(heptafluorobutyl)-2.6-dichloro-1.4.5. 8-naphthalene tetracarboxylic diimide (NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>  $(C_3F_7)_2$ ; [33]) for the n-channel TFTs. The three thienoacenes DNTT, C10-DNTT and DPh-DNTT were chosen for this study because of their exceptional combination of large field-effect mobilities, excellent air stability and high thermal stability [34,35] in flexible p-channel TFTs. F<sub>16</sub>CuPc was one of the first semiconductors developed for organic n-channel TFTs and shows good air stability owing to its large electron affinity [36]. NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> is currently the semiconductor with the largest reported fieldeffect mobility for organic n-channel TFTs operated in air  $(4.2 \text{ cm}^2/\text{Vs})$  [37].

## 2. Transistor fabrication

DNTT, C<sub>10</sub>-DNTT and DPh-DNTT were synthesized as reported earlier [29–31]. Tetradecylphosphonic acid, which was used to form self-assembled monolayers as part of the ultrathin gate dielectric, was purchased from PCI Synthesis, Newburyport, MA, USA.  $F_{16}$ CuPc was purchased from Sigma Aldrich. NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> was provided by BASF SE, Ludwigshafen, Germany. 125-µmthick flexible polyethylene naphthalate film (Teonex<sup>®</sup> Q65 PEN) was kindly provided by William A. MacDonald,



**Fig. 1.** Schematic cross-section of the organic transistors, photograph of one of the flexible PEN substrates, and chemical structures of the five organic semiconductors investigated in this study: (from left to right) DNTT,  $C_{10}$ -DNTT and DPh-DNTT for the p-channel TFTs, and NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> and F<sub>16</sub>CuPc for the n-channel TFTs.

DuPont Teijin Films, Wilton, UK. All TFTs were fabricated in the bottom-gate, top-contact (inverted staggered) device structure on flexible PEN substrates. To define the gate electrodes. 30-nm-thick aluminum was deposited by thermal evaporation in vacuum through a polyimide shadow mask (CADiLAC Laser, Hilpoltstein, Germany). A gate dielectric composed of a 3.6-nm-thick layer of aluminum oxide (obtained by briefly exposing the aluminum surface to an oxygen plasma) and a 1.7nm-thick self-assembled monolayer (SAM) of n-tetradecylphosphonic acid (obtained by immersing the substrate into a 2-propanol solution of the phosphonic acid) was then formed on the gate electrodes [25]. In the next step, the organic semiconductor layer with a thickness of 20-30 nm was deposited onto the AlO<sub>x</sub>/SAM gate dielectric by sublimation in vacuum through a shadow mask. Finally, 30-nm-thick gold was deposited by thermal evaporation in vacuum through a shadow mask to define the source and drain contacts of the TFTs. The small thickness (5.3 nm) and large capacitance per unit area  $(600 \text{ nF/cm}^2; [28])$  of the AlO<sub>x</sub>/SAM gate dielectric allow the transistors and circuits to operate with voltages of about 3 V. The maximum substrate temperature during the TFT fabrication process was between 60 and 90 °C, which is the substrate temperature during the vacuum deposition of the organic semiconductor. All TFTs have a channel length of 30 µm and a channel width of 100 µm. All measurements were performed in ambient air at room temperature.

## 3. Results and discussion

Fig. 2 shows the measured transfer and output characteristics of a p-channel TFT based on DPh-DNTT and of an n-channel TFT based on NTCDI– $Cl_2-(CH_2C_3F_7)_2$ , both fabricated on flexible PEN substrates. Both TFTs have an on/off current ratio of 10<sup>7</sup>. The field-effect mobilities extracted from the transfer characteristics are  $1.9 \text{ cm}^2/\text{Vs}$  for the DPh-DNTT p-channel TFT and  $0.16 \text{ cm}^2/\text{Vs}$  for the NTCDI–  $Cl_2-(CH_2C_3F_7)_2$  n-channel TFT. For the other three semiconductors, the following carrier mobilities were obtained: DNTT:  $1.8 \text{ cm}^2/\text{Vs}$ ;  $C_{10}$ -DNTT:  $4.1 \text{ cm}^2/\text{Vs}$ ;  $F_{16}$ CuPc:  $0.03 \text{ cm}^2/\text{Vs}$  (see also Table 1). All of these mobilities are similar to the largest mobilities reported previously for these semiconductors in flexible, low-voltage TFTs [25,35,38–41].

Before discussing bias stress, the shelf-life stability of the TFTs will be briefly examined. For this experiment, the substrates were stored in ambient air with a humidity of about 50% for a period of a few weeks, and the electrical TFT characteristics were measured occasionally without applying bias stress. Fig. 3 shows how the transfer and output characteristics of a DPh-DNTT p-channel TFT and those of an NTCDI–Cl<sub>2</sub>–(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> n-channel TFT develop over time during this shelf-life experiment. As can be seen, there is essentially no change in the threshold voltage and very little change in the field-effect mobility of either of the TFTs during shelf-life storage (40 days in air for the DPh-DNTT TFT; 10 days in air for the NTCDI–Cl<sub>2</sub>–(CH<sub>2</sub>C<sub>3</sub>



Fig. 2. Transfer and output characteristics of a fresh DPh-DNTT p-channel TFT and a fresh NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> n-channel TFT, measured shortly after device fabrication.

## 3176

## Table 1

Measured field-effect mobilities, on/off current ratios, subthreshold swings and threshold voltages of flexible TFTs based on the five organic semiconductors investigated in this study.

Semiconductor	DNTT	C <sub>10</sub> -DNTT	DPh-DNTT	F <sub>16</sub> CuPc	NTCDI–Cl <sub>2</sub> –(CH <sub>2</sub> C <sub>3</sub> F <sub>7</sub> ) <sub>2</sub>
Carrier type	p-Channel TFT	p-Channel TFT	p-Channel TFT	n-Channel TFT	n-Channel TFT
Process temperature	60 °C	80 °C	80 °C	90 °C	65 °C
Field-effect mobility	1.8 cm <sup>2</sup> /Vs	4.1 cm <sup>2</sup> /Vs	1.9 cm <sup>2</sup> /Vs	0.03 cm <sup>2</sup> /Vs	0.16 cm²/Vs
On/off current ratio	10 <sup>6</sup>	10 <sup>8</sup>	10 <sup>7</sup>	10 <sup>6</sup>	10 <sup>7</sup>
Subthreshold swing	100 mV/dec	200 mV/dec	180 mV/dec	360 mV/dec	110 mV/dec
Threshold voltage	-1.2 V	0.4 V	–0.8 V	0.1 V	0.2 V



Fig. 3. Shelf-life stability (without applying any bias stress) of DPh-DNTT p-channel and NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> n-channel TFTs.

 $F_7)_2$  TFT). Shelf-life tests over longer periods have been the subject of several previous reports [25,34,36,38,39].

During continuous application of constant gate-source and drain-source voltages (negative voltages in the case of p-channel TFTs, positive voltages in the case of n-channel TFTs), the on-state drain current can be expected to decay over time, due to the trapping of charges from the gate-induced carrier channel into localized states. A useful basis for meaningful comparisons of the stability against this bias-stress-induced current decay among TFTs based on different materials and/or different technologies is the 10%-current-decay lifetime, which according to Hekmatshoar et al. [42] is defined as the time until the drain current has dropped to 90% of its initial value. Hekmatshoar et al. also demonstrated the large extent to which the 10%-lifetime depends on the applied gate-source voltage, making it necessary to measure it for a range of applied voltages in order to facilitate useful benchmarking [42]. For hydrogenated amorphous silicon (a-Si:H) n-channel TFTs fabricated at substrate temperatures ranging from 200 °C to 350 °C and stressed with gate-source voltages ranging from 7.5 V to 120 V, Hekmatshoar et al. determined 10%-lifetimes ranging from less than a minute (lowest process temperature, largest gate bias) to more than a decade (highest process temperature, smallest gate bias) [27,42].

Fig. 4 shows how the drain current of flexible organic p-channel and n-channel TFTs based on DPh-DNTT and NTCDI–Cl<sub>2</sub>–(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> develops over time during bias stress with applied gate-source and drain-source voltages ranging from  $\pm 2$  V to  $\pm 3$  V (corresponding to gate fields ranging from 3.8 to 5.5 MV/cm). This is a useful range of gate-source voltages for the TFTs employed in this study, since gate-source voltages below  $\pm 2$  V will be too close to the threshold voltage for some of the semiconductors, while gate-source voltages above  $\pm 3$  V might damage the gate dielectric when applied over extended periods of time. The drain-source voltage ( $V_{GS} = V_{DS}$ ) or was set to  $\pm 3$  V; this corresponds to a range of biasing conditions that is representative for those under which the drive TFTs in



**Fig. 4.** Development of the drain current of p-channel TFTs based on DPh-DNTT, DNTT and  $C_{10}$ -DNTT and of n-channel TFTs based on NTCDI– $Cl_2-(CH_2C_3F_7)_2$ and  $F_{16}$ CuPc during continuous bias stress with gate-source and drain-source voltages ranging from ±2 to ±3 V over periods of up to six days.

AMOLED display pixels operate most of the time. Identical measurements were carried out on TFTs based on all five semiconductors, and the results for one set of applied voltages are shown in Fig. 4. Note that each bias-stress measurement was conducted on a fresh (*i.e.*, not previously stressed) transistor.

From these measurements, the 10%-current-decay lifetimes were extracted. The results are summarized in Table 2. Depending on the choice of the semiconductor and on the voltages applied during bias stress, the 10%lifetimes of the flexible DNTT,  $C_{10}$ -DNTT, DPh-DNTT,  $F_{16}$ CuPc and NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> TFTs range from 15 s to about 1 week. In Fig. 5a, the 10%-lifetimes of all TFTs are plotted as a function of the applied gate-source voltage, once for the measurements in which the applied drain-source voltage was identical to the applied gatesource voltage ( $V_{GS} = V_{DS}$ ) and once for the measurements in which the applied drain-source voltage was set to ±3.0 V. The results confirm that a larger applied gatesource voltage generally leads to a shorter 10%-lifetime and vice versa, as was previously reported by Hekmatshoar et al. [42] and others [9,21,22]. In principle, the results also allow conclusions regarding the bias-stress stability of organic TFTs depending on the choice of the semiconductor. However, it should be kept in mind that since the TFTs have different threshold voltages depending on the choice of the semiconductor (see Table 1), the same applied gate-source voltage will induce a different density of charge carriers in each TFT, which in turn may result in a different trap rate during bias stress. To account for this, the 10%-lifetimes are plotted in Fig. 5b as a function of the difference between the applied gate-source voltage and the threshold voltage (gate overdrive voltage  $V_{GS}$ - $V_{th}$ ). As can be seen, for the p-channel

Table 2

10%-Current-decay lifetimes measured during bias stress under five different bias conditions on flexible TFTs based on the five organic semiconductors investigated in this study.

Abs (V <sub>GS</sub> ) during bias stress (V)	Abs (V <sub>DS</sub> ) during bias stress (V)	DNTT p- channel TFT (s)	C <sub>10</sub> -DNTT p- channel TFT (s)	DPh-DNTT p- channel TFT (s)	F <sub>16</sub> CuPc n- channel TFT (s)	NTCDI-Cl <sub>2</sub> -(CH <sub>2</sub> C <sub>3</sub> F <sub>7</sub> ) <sub>2</sub> n- channel TFT (s)
2.0	2.0	364,000	40,000	502,000	290	7300
2.5	2.5	209,000	13,000	302,000	55	7300
3.0	3.0	27,000	20,000	115,000	15	550
2.0	3.0	417,000	32,000	145,000	480	251,000
2.5	3.0	58,000	20,000	132,000	185	4800



**Fig. 5.** Dependence of the measured 10%-current-decay lifetimes of DNTT, C<sub>10</sub>-DNTT and DPh-DNTT p-channel and NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> and F<sub>16</sub>CuPc nchannel TFTs on the gate-source and drain-source voltages applied during bias stress. (a) The 10%-decay lifetimes are plotted as a function of the applied gate-source voltage. (b) The 10%-decay lifetimes are plotted as a function of the gate overdrive voltage, which is the difference between the applied gatesource voltage and the threshold voltage of the TFT.

TFTs, DPh-DNTT and  $C_{10}$ -DNTT provide somewhat better stability than DNTT. For the n-channel TFTs, the results show that in addition to a substantially larger electron mobility, NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> also provides significantly better bias-stress stability over the entire range of gate-source and drain-source voltages compared with F<sub>16</sub>CuPc. In general, the p-channel TFTs examined in this study all provide larger carrier mobilities and better bias-stress stability compared with the n-channel TFTs. Closer examination of Fig. 4 shows that the drain current does not decay monotonically over time during bias stress. Especially for small applied gate-source voltages, *i.e.*, when the bias-stress effect is relatively small, the drain current actually *increases* during the first few hours of bias stress. This is believed to be due to an initial time-dependent decrease of the contact resistance that has been previously reported to occur in pentacene TFTs [43,44] and that has been confirmed to also occur in TFTs based on at



Fig. 6. Measured transfer and output characteristics of DPh-DNTT and DNTT p-channel and NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> and F<sub>16</sub>CuPc n-channel TFTs before and after bias stress.

least some of the organic semiconductors employed in the present study [45], although the exact physical or chemical mechanism(s) responsible for this time-dependent decrease of the contact resistance are not yet clear.

Concurrent with the observed bias-stress-induced decay of the on-state drain current, the threshold voltage of the TFTs will shift in the direction of the gate-source voltage applied during bias stress, i.e., towards more negative threshold voltages in the case of p-channel TFTs and towards more positive threshold voltages in the case of n-channel TFTs. Fig. 6 shows the extent of this biasstress-induced threshold voltage shift produced by one particular bias-stress condition ( $V_{GS} = V_{DS} = \pm 2$  V). For these experiments, the transfer characteristics were measured once before bias stress and again immediately after (within a few seconds of) completion of the bias-stress experiment. The smallest threshold-voltage shifts are seen for the DPh-DNTT p-channel TFTs ( $\Delta V_{\text{th}} = -0.2 \text{ V}$  after 138 h of bias stress) and for the NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> n-channel TFTs  $(\Delta V_{\rm th} \sim 0 \text{ V} \text{ after 64 h of bias stress})$ , which is in line with the trends seen in the 10%-current-decay lifetimes summarized in Table 2 and Fig. 5.

A comparison of the transfer characteristics recorded before and after long-term bias stress further reveals that for some of the semiconductors investigated in this study, the carrier mobility decreases during bias stress. For example, the carrier mobility of the DNTT TFTs drops from 1.8 cm<sup>2</sup>/Vs before bias stress to 1.0 cm<sup>2</sup>/Vs after 110 h of bias stress. Note that this is not the intrinsic mobility of the semiconductor channel, but an effective (apparent) mobility that is extracted from the transfer characteristics and is smaller than the intrinsic channel mobility due to the influence of extrinsic factors, most importantly due to the contact resistance [46]. For pentacene TFTs, Wang et al. have reported an increase of the contact resistance during bias stress [47,48], which would cause the effective mobility to decrease, even if the intrinsic mobility was not affected by the bias stress. Thus, it is reasonable to hypothesize that the bias-stress-induced decrease of the effective mobility seen in Fig. 6 is due to an increase in the contact resistance, rather than to a decrease of the intrinsic channel mobility. To test this hypothesis it is useful to monitor the relaxation of the transistors after bias stress. The reason is that in organic TFTs, the bias-stress-induced changes are usually not permanent, *i.e.*, after the applied voltages are reduced or removed, at least some of the trapped charge carriers are released, the threshold voltage shifts back towards its initial value, and the original currentvoltage characteristics are at least partially recovered. In Fig. 7 this is shown for the DPh-DNTT p-channel TFTs and the NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> n-channel TFTs. For both TFTs, an almost complete recovery of the original current-voltage characteristics is observed after a period 1 or 2 days of relaxation with the transistor terminals floating. In those TFTs in which the bias stress had produced a notable drop in the effective mobility (especially in the DNTT TFTs), a partial recovery of the effective mobility was observed (see Table 3).

To benchmark the 10%-current-decay lifetimes of TFTs fabricated using different materials or different



**Fig. 7.** Transfer and output characteristics of DPh-DNTT p-channel and  $NTCDI-Cl_2-(CH_2C_3F_7)_2$  n-channel TFTs before bias stress, after bias stress and after relaxation of the transistors, showing the complete recovery of the original current-voltage characteristics after relaxation.

## Table 3

Changes in the effective field-effect mobility and the threshold voltage of the TFTs during and after bias stress.

Semiconductor	DNTT	C <sub>10</sub> -DNTT	DPh-DNTT	F <sub>16</sub> CuPc	NTCDI–Cl <sub>2</sub> –(CH <sub>2</sub> C <sub>3</sub> F <sub>7</sub> ) <sub>2</sub>
Carrier type	p-Channel TFT	p-Channel TFT	p-Channel TFT	n-Channel TFT	n-Channel TFT
V <sub>GS</sub> during bias stress V <sub>DS</sub> during bias stress Duration of bias stress Effective mobility before bias stress Effective mobility after bias stress Effective mobility after recovery Threshold voltage before bias stress Threshold voltage after bias stress Threshold voltage after recovery	-2.0 V -2.0 V 398,000 s 1.8 cm <sup>2</sup> /Vs 1.6 cm <sup>2</sup> /Vs -1.2 V -1.7 V -1.2 V	-2.0 V -2.0 V 44,000 s 4.1 cm <sup>2</sup> /Vs 2.4 cm <sup>2</sup> /Vs n/a 0.4 V 0.1 V n/a	-2.0 V -2.0 V 661,000 s 1.8 cm <sup>2</sup> /Vs 1.8 cm <sup>2</sup> /Vs -0.8 V -1.1 V -0.8 V	2.0 V 3.0 V 16,000 s 0.03 cm <sup>2</sup> /Vs 0.01 cm <sup>2</sup> /Vs 0.1 V 0.9 V 0.8 V	2.0 V 3.0 V 252,000 s 0.16 cm <sup>2</sup> /Vs 0.13 cm <sup>2</sup> /Vs 0.12 cm <sup>2</sup> /Vs 0.2 V 0.3 V 0.2 V



**Fig. 8.** Comparison of the bias-stress stability of TFTs fabricated in various technologies (a-Si:H, metal oxides, organic TFTs) on the basis of the 10%-current-decay lifetime plotted *versus* the channel sheet resistance. The a-Si:H data were taken from Ref. [42], the metal-oxide TFT data were taken from Refs. [49–51] and the organic-TFT data were taken from Table 2.

technologies, Hekmatshoar et al. [42] suggested to plot the 10%-lifetimes against the transistor's channel sheet resistance, which is inversely proportional to the field-effect mobility, the gate-dielectric capacitance per unit area and the applied gate-source voltage. Fig. 8 summarizes some of the data reported by Hekmatshoar et al. [42] and others [49-51] for a-Si:H and metal-oxide TFTs fabricated at various process temperatures ranging from 150 to 350 °C and, for comparison, the data obtained in this study for DPh-DNTT p-channel and NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>C<sub>3</sub>F<sub>7</sub>)<sub>2</sub> n-channel TFTs fabricated at process temperatures below 100 °C. For each data point, the channel sheet resistance was extracted from the output characteristics (drain current vs. drain-source voltage) measured before bias stress at the same gate-source voltage applied during the biasstress experiment. From the data reported for a-Si:H and metal-oxide TFTs, two trends emerge. One is that for the same TFT, the 10%-lifetime is shorter when the channel sheet resistance is smaller, *i.e.*, when the gate-source voltage applied during bias stress is larger. This trend has been well documented [9,21-23,27,42] and is likely related to the fact that the gate-induced carrier density and hence the trapping rate increase with increasing gate-source voltage. The second trend is that inorganic TFTs fabricated at higher process temperatures have longer 10%-lifetimes than inorganic TFTs fabricated at lower process temperatures [42], which is likely related to the fact that in the fabrication of inorganic TFTs, higher process temperatures generally produce films and interfaces with smaller defect densities. However, process temperatures above about 200 °C make it difficult to fabricate the TFTs on flexible plastic substrates, which often have glass transition temperatures below about 200 °C. (Plastics with higher glass transition temperatures exist, but they tend to be more expensive than polyethylene naphthalate and polyethylene terephthalate, which have glass transition temperatures below 150 °C.) Fig. 8 shows that the bias-stress stability of at least some of the organic p-channel TFTs investigated in this study is actually better than that of many inorganic TFTs, despite the fact that the organic TFTs were fabricated at much lower process temperatures on polyethylene naphthalate substrates. But Fig. 8 also shows that more work is needed to further improve the biasstress stability of flexible organic n-channel TFTs.

## 4. Conclusions

In conclusion, the bias-stress stability of flexible pchannel and n-channel transistors based on five promising organic semiconductors was investigated and compared with that of several inorganic TFTs reported in literature. Particular emphasis was put on quantifying the extent to which the bias-stress-induced decay of the on-state drain current of the TFTs is affected by the choice of the semiconductor and by the applied gate-source and drain-source voltages. For TFTs based on at least some of the semiconductors investigated in this study, especially 2,9-diphenyldinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DPh-DNTT), the bias-stress stability is already comparable to that of a-Si:H and metal-oxide TFTs, despite the fact that the organic TFTs were fabricated at significantly lower process temperatures, which is important in view of the fabrication of these devices on plastic substrates.

## Acknowledgements

This work was partially funded by BASF SE and by the German Ministry of Education and Research (BMBF) under Grants 13N10205, 13N12084 and 13N10763 (POLYTOS and KOSADIS; Research Network Forum Organic Electronics) and under Grant 1612000463 (KoSiF). The authors gratefully acknowledge BASF SE, Ludwigshafen, Germany, for providing the organic semiconductor NTCDI-Cl<sub>2</sub>-(CH<sub>2</sub>)

 $C_3F_7)_2$  employed in this study. Sibani Bisoyi would like to thank Klaus von Klitzing for providing the opportunity to work at the Max Planck Institute for Solid State Research.

#### References

- L. Zhou, A. Wanga, S.C. Wu, J. Sun, S. Park, T.N. Jackson, All-organic active matrix flexible display, Appl. Phys. Lett. 88 (2006) 083502.
- [2] I. Yagi, N. Hirai, Y. Miyamoto, M. Noda, A. Imaoka, N. Yoneya, K. Nomoto, J. Kasahara, A. Yumoto, T. Urabe, A flexible full-color AMOLED display driven by OTFTs, J. Soc. Inf. Display 16 (2008) 15.
- [3] Y. Nakajima, T. Takei, T. Tsuzuki, M. Suzuki, H. Fukagawa, T. Yamamoto, S. Tokito, Fabrication of 5.8-in. OTFT-driven flexible color AMOLED display using dual protection scheme for organic semiconductor patterning, J. Soc. Inf. Display 17 (2009) 629.
- [4] M. Noda, N. Kobayashi, M. Katsuhara, A. Yumoto, S. Ushikura, R. Yasuda, N. Hirai, G. Yukawa, I. Yagi, K. Nomoto, T. Urabe, An OTFT-driven rollable OLED display, J. Soc. Inf. Display 19 (2011) 316.
- [5] Y. Fujisaki, Y. Nakajima, T. Takei, H. Fukagawa, T. Yamamoto, H. Fujikake, Flexible active-matrix organic light-emitting diode display using air-stable organic semiconductor of dinaphtho[2,3-b:2',3'f]thieno[3,2-b]-thiophene, IEEE Trans. Electr. Dev. 59 (2012) 3442.
- [6] S. Steudel, K. Myny, S. Schols, P. Vicca, S. Smout, A. Tripathi, B. van der Putten, J.L. van der Steen, M. van Neer, F. Schütze, O.R. Hild, E. van Veenendaal, P. van Lieshout, M. van Mil, J. Genoe, G. Gelinck, P. Heremans, Design and realization of a flexible QQVGA AMOLED display with organic TFTs, Org. Electron. 13 (2012) 1729.
- [7] R. Meerheim, S. Olthof, M. Hermenau, S. Scholz, A. Petrich, N. Tessler, O. Solomeshch, B. Lüssem, M. Riede, K. Leo, Investigation of  $C_{60}F_{36}$  as low-volatility p-dopant in organic optoelectronic devices, J. Appl. Phys. Lett. 109 (2011) 103102.
- [8] A. Salleo, R.A. Street, Light-induced bias stress reversal in polyfluorene thin-film transistors, J. Appl. Phys. 94 (2003) 471.
- [9] R.A. Street, M. Chabinyc, F. Endicott, B. Ong, Extended time bias stress effects in polymer transistors, J. Appl. Phys. 100 (2006) 114518.
- [10] H. Sirringhaus, Reliability of organic field-effect transistors, Adv. Mater. 21 (2009) 3859.
- [11] P.A. Bobbert, A. Sharma, S.G.J. Mathijssen, M. Kemerink, D.M. de Leeuw, Operational stability of organic field-effect transistors, Adv. Mater. 24 (2012) 1146.
- [12] T. Richards, H. Sirringhaus, Bias-stress induced contact and channel degradation in staggered and coplanar organic field-effect transistors, Appl. Phys. Lett. 92 (2008) 023512.
- [13] W.L. Kalb, T. Mathis, S. Haas, A.F. Stassen, B. Batlogg, Organic small molecule field-effect transistors with Cytop<sup>TM</sup> gate dielectric: eliminating gate bias stress effects, Appl. Phys. Lett. 90 (2007) 092104.
- [14] X.H. Zhang, S.P. Tiwari, B. Kippelen, Pentacene organic field-effect transistors with polymeric dielectric interfaces: Performance and stability, Org. Electron. 10 (2009) 1133.
- [15] F. Colleaux, J.M. Ball, P.H. Wöbkenberg, P.J. Hotchkiss, S.R. Marder, T.D. Anthopoulos, Bias-stress effects in organic field-effect transistors based on self-assembled monolayer nanodielectrics, Phys. Chem. Chem. Phys. 13 (2011) 14387.
- [16] J.H. Park, Y.T. Lee, H.S. Lee, J.Y. Lee, K. Lee, G.B. Lee, J. Han, T.W. Kim, S. Im, Origin of bias-stress induced instability in organic thin-film transistors with semiconducting small-molecule/insulating polymer blend channel, ACS Appl. Mater. Interfaces 5 (2013) 1625.
- [17] R. Häusermann, B. Batlogg, Gate bias stress in pentacene field-effecttransistors: charge trapping in the dielectric or semiconductor, Appl. Phys. Lett. 99 (2011) 083303.
- [18] S.P. Tiwari, X.H. Zhang, W.J. Potscavage, B. Kippelen, Study of electrical performance and stability of solution-processed nchannel organic field-effect transistors, J. Appl. Phys. 106 (2009) 054504.
- [19] T. Sekitani, S. Iba, Y. Kato, Y. Noguchi, T. Someya, T. Sakurai, Suppression of DC bias stress-induced degradation of organic fieldeffect transistors using postannealing effects, Appl. Phys. Lett. 87 (2005) 073505.
- [20] H.L. Gomes, P. Stallinga, M. Cölle, D.M. de Leeuw, F. Biscarini, Electrical instabilities in organic semiconductors caused by trapped supercooled water, Appl. Phys. Lett. 88 (2006) 082101.
- [21] H.W. Zan, S.C. Kao, The effects of drain-bias on the threshold voltage instability in organic TFTs, IEEE Electr. Dev. Lett. 29 (2008) 155.
- [22] U. Zschieschang, R.T. Weitz, K. Kern, H. Klauk, Bias stress effect in low-voltage organic thin-film transistors, Appl. Phys. A. 95 (2009) 139.

- [23] S.P. Tiwari, X.H. Zhang, W.J. Potscavage Jr., B. Kippelen, Low-voltage solution-processed n-channel organic field-effect transistors with high-k HfO<sub>2</sub> gate dielectrics grown by atomic layer deposition, Appl. Phys. Lett. 95 (2009) 223303.
- [24] D.K. Hwang, C. Fuentes-Hernandez, J.B. Kim, W.J. Potscavage Jr., B. Kippelen, Flexible and stable solution-processed organic field-effect transistors, Org. Electron. 12 (2011) 1108.
- [25] U. Zschieschang, M.J. Kang, K. Takimiya, T. Sekitani, T. Someya, T.W. Canzler, A. Werner, J. Blochwitz-Nimoth, H. Klauk, Flexible lowvoltage organic thin-film transistors and circuits based on C<sub>10</sub>-DNTT, J. Mater. Chem. 22 (2012) 4273.
- [26] K. Suemori, M. Taniguchi, T. Kamata, Effect of silicon dioxide surface on bias stress effect for organic field-effect transistors, Jpn. J. Appl. Phys. 48 (2009) 04C170.
- [27] B. Hekmatshoar, K.H. Cherenack, A.Z. Kattamis, K. Long, S. Wagner, J.C. Sturm, Highly stable amorphous-silicon thin-film transistors on clear plastic, Appl. Phys. Lett. 93 (2008) 032103.
- [28] T. Zaki, S. Scheinert, I. Hörselmann, R. Rödel, F. Letzkus, H. Richter, U. Zschieschang, H. Klauk, J.N. Burghartz, Accurate capacitance modeling and characterization of organic thin-film transistors, IEEE Trans. Electr. Dev. 61 (2014) 98.
- [29] T. Yamamoto, K. Takimiya, Facile synthesis of highly-extended heteroarenes, dinaphtho[2,3-b:2',3'-f]chalcogenopheno[3,2b]chalcogenophenes, and their application to field-effect transistors, J. Am. Chem. Soc. 129 (2007) 2224.
- [30] M.J. Kang, I. Doi, H. Mori, E. Miyazaki, K. Takimiya, M. Ikeda, H. Kuwabara, Alkylated dinaphtho[2,3-b:2,3'-f]thieno[3,2-b]thiophenes (C<sub>n</sub>-DNTTs): organic semiconductors for high-performance thin-film transistors, Adv. Mater. 23 (2011) 1222.
- [31] K. Niimi, M.J. Kang, E. Miyazaki, I. Osaka, K. Takimiya, General synthesis of dinaphtho-[2,3-b:2'3'-f]thieno[3,2-b]thiophene (DNTT) derivatives, Org. Lett. 13 (2011) 3430.
- [32] Z. Bao, A. Lovinger, J. Brown, New air-stable n-channel organic thin film transistors, J. Am. Chem. Soc. 120 (1998) 207.
- [33] J.H. Oh, S.L. Suraru, W.Y. Lee, M. Könemann, H.W. Höffken, C. Röger, R. Schmidt, Y. Chung, W.C. Chen, F. Würthner, Z. Bao, Highperformance air-stable n-type organic transistors based on corechlorinated naphthalene tetracarboxylic diimides, Adv. Funct. Mater. 20 (2010) 2148.
- [34] E.D. Glowacki, M. Irimia-Vladu, M. Kaltenbrunner, J. Gasiorowski, M.S. White, U. Monkowius, G. Romanazzi, G.P. Suranna, P. Mastrorilli, T. Sekitani, S. Bauer, T. Someya, L. Torsi, N.S. Sariciftci, Hydrogen-bonded semiconducting pigments for air-stable fieldeffect transistors, Adv. Mater. 25 (2013) 1563.
- [35] T. Yokota, K. Kuribara, T. Tokuhara, U. Zschieschang, H. Klauk, K. Takimiya, Y. Sadamitsu, M. Hamada, T. Sekitani, T. Someya, Flexible low-voltage organic transistors with high thermal stability at 250 °C, Adv. Mater. 25 (2013) 3639.
- [36] M.M. Ling, Z. Bao, Copper hexafluorophthalocyanine field-effect transistors with enhanced mobility by soft contact lamination, Org. Electron. 7 (2006) 568.
- [37] M. Stolte, M. Gsänger, R. Hofmockel, S.L. Suraru, F. Würthner, Improved ambient operation of n-channel organic transistors of solution-sheared naphthalene diimide under bias stress, Phys. Chem. Chem. Phys. 14 (2012) 14181.
- [38] U. Zschieschang, F. Ante, D. Kälblein, T. Yamamoto, K. Takimiya, H. Kuwabara, M. Ikeda, T. Sekitani, T. Someya, J. Blochwitz-Nimoth, H. Klauk, Dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT) thin-film transistors with improved performance and stability, Org. Electron. 12 (2011) 1370.
- [39] R. Rödel, F. Letzkus, T. Zaki, J.N. Burghartz, U. Kraft, U. Zschieschang, K. Kern, H. Klauk, Contact properties of high-mobility, air-stable, low-voltage organic n-channel thin-film transistors based on a naphthalene tetracarboxylic diimide, Appl. Phys. Lett. 102 (2013) 233303.
- [40] K. Ishida, N. Masunaga, R. Takahashi, T. Sekitani, S. Shino, U. Zschieschang, H. Klauk, M. Takamiya, T. Someya, T. Sakurai, User customizable logic paper (UCLP) with sea-of transmission-gates (SOTG) of 2-V organic CMOS and ink-jet printed interconnects, IEEE J. Solid-State Circ. 46 (2011) 285.
- [41] I. Doi, M.J. Kang, K. Takimiya, High mobility organic thin-film transistors on plastic substrate, Curr. Appl. Phys. 12 (2012) e2.
- [42] B. Hekmatshoar, S. Wagner, J.C. Sturm, Tradeoff regimes of lifetime in amorphous silicon thin-film transistors and a universal lifetime comparison framework, Appl. Phys. Lett. 95 (2009) 143504.
- [43] W.L. Kalb, F. Meier, K. Mattenberger, B. Batlogg, Defect healing at room temperature in pentacene thin films and improved transistor performance, Phys. Rev. B 76 (2007) 184112.

- [44] X. Lu, T. Minari, A. Kumatani, C. Liu, K. Tsukagoshi, Effect of air exposure on metal/organic interface in organic field-effect transistors, Appl. Phys. Lett. 98 (2011) 243301.
- [45] U. Kraft, U. Zschieschang, K. Takimiya, E. Weber, H. Klauk, Time-Dependent Improvement in Contact Resistance and Dynamic Performance of Low-Voltage Organic p-Channel TFTs based on Air-Stable DNIT Derivatives, in: 56th Electronic Materials Conference, Santa Barbara, 2014. (manuscript in preparation).
- [46] F. Ante, D. Kälblein, T. Zaki, U. Zschieschang, K. Takimiya, M. Ikeda, T. Sekitani, T. Someya, J.N. Burghartz, K. Kern, H. Klauk, Contact resistance and megahertz operation of aggressively scaled organic transistors, Small 8 (2012) 73.
- [47] S.D. Wang, T. Minari, T. Miyadera, Y. Aoyagi, K. Tsukagoshi, Bias stress instability in pentacene thin-film transistors: contact resistance change and channel threshold voltage shift, Appl. Phys. Lett. 92 (2008) 063305.
- [48] Y. Yan, X.J. She, H. Zhu, S.D. Wang, Origin of bias stress induced instability of contact resistance in organic thin film transistors, Org. Electron. 12 (2011) 823.
- [49] T. Riedl, P. Görrn, P. Hölzer, W. Kowalsky, Ultra-high long-term stability of oxide-TTFTs under current stress, Phys. Stat. Sol. (RRL) 5 (2007) 175.
- [50] D.H. Levy, D. Freeman, S.F. Nelson, P.J. Cowdery-Corvan, L.M. Irving, Stable ZnO thin film transistors by fast open air atomic layer deposition, Appl. Phys. Lett. 92 (2008) 192101.
- [51] S. Yang, J.Y. Bak, S.M. Yoon, M.K. Ryu, H. Oh, C.S. Hwang, G.H. Kim, S.H.K. Park, J. Jang, Low-temperature processed flexible In-Ga-Zn-O thin-film transistors exhibiting high electrical performance, IEEE Elect. Dev. Lett. 32 (2011) 1692.