

Parameter Uniformity of Submicron-Channel-Length Organic Thin-Film Transistors Fabricated by Stencil Lithography

Ute Zschieschang, Florian Letzkus, Joachim N. Burghartz, *Fellow, IEEE*, and Hagen Klauk, *Member, IEEE*

Abstract—Using high-resolution stencil lithography, we have fabricated bottom-gate, top-contact (inverted staggered) organic thin-film transistors that have a channel length of $0.5 \mu\text{m}$ and gate-to-source and gate-to-drain overlaps of $2 \mu\text{m}$. Owing to the small channel length, the transistors have a large width-normalized transconductance of $(0.50 \pm 0.05) \text{ S/m}$, despite the relatively small charge-carrier mobility of $(0.36 \pm 0.04) \text{ cm}^2/\text{V} \cdot \text{s}$. Across an array of 16 transistors, the uniformity of the transconductance is about 9% (1σ), the uniformity of the carrier mobility is about 7%, the uniformity of the threshold voltage is about 4%, the subthreshold slope varies between 95 and 150 mV/decade, and the on/off current ratio varies between 7×10^4 and 3×10^6 . To our knowledge, this is the first time that the parameter distribution of submicron-channel-length organic TFTs is reported.

Index Terms—Organic thin-film transistors, stencil lithography, submicron organic transistors.

I. INTRODUCTION

ORGANIC thin-film transistors (TFTs) are field-effect transistors in which the semiconductor is a thin, usually polycrystalline layer of conjugated organic molecules [1]. Because they can be fabricated on a variety of substrates, organic TFTs are potentially useful for large-area electronics applications, such as active-matrix displays and sensor arrays [2]–[10]. In some of the more advanced applications envisioned for organic TFTs, such as the integrated row and column drivers of displays or sensor arrays, the TFTs have to be able to control electrical signals of a few volts at frequencies of several megahertz [11]. Since the charge-carrier field-effect mobility in organic TFTs is usually no greater than 5 to $10 \text{ cm}^2/\text{Vs}$ [12], this implies that the critical dimensions of the TFTs, i.e., the channel length and the gate-to-source and gate-to-drain overlaps that determine the

Manuscript received November 10, 2016; revised January 9, 2017; accepted January 13, 2017. Date of publication January 19, 2017; date of current version September 6, 2017. This work was supported in part by the German Ministry of Education and Research under Grant 1612000463 (Project KoSiF) and in part by the German Research Foundation under Grant KL 2223/6-1 (Priority Programme FFlexCom).

U. Zschieschang and H. Klauk are with the Max Planck Institute for Solid State Research, Stuttgart 70569, Germany (e-mail: U.Zschieschang@fkf.mpg.de; H.Klauk@fkf.mpg.de).

F. Letzkus and J. N. Burghartz are with the Institut für Mikroelektronik, Stuttgart 70569, Germany (e-mail: Letskus@ims-chips.de; Burghartz@ims-chips.de).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TNANO.2017.2655882

parasitic capacitances of the TFTs, must be in the range of about $1 \mu\text{m}$ or even below $1 \mu\text{m}$ [13].

A number of approaches have been implemented in order to fabricate organic TFTs with submicron dimensions. For example, direct-write electron-beam lithography has been used to investigate the characteristics of organic TFTs with channel lengths as short as 10 nm [14]–[20]. Using nanoimprint lithography, organic TFTs with channel lengths as small as 70 nm and parasitic gate-to-contact overlaps as small as $5 \mu\text{m}$ have been demonstrated [21]–[23]. By combining nanoimprint lithography (to pattern the gate electrodes) with self-aligned photolithography (to pattern the source and drain contacts using a self-aligned backside exposure), organic TFTs with channel lengths as small as about $0.7 \mu\text{m}$ and gate overlaps of $0.2 \mu\text{m}$ have been fabricated [24]. By employing a self-aligned inkjet-printing approach in combination with self-aligned photolithography, organic TFTs with a channel length of $0.2 \mu\text{m}$ and gate overlaps of $0.7 \mu\text{m}$ have been demonstrated [25]. Submicron-channel-length organic TFTs have also been fabricated using a vertical device architecture in which the channel length is defined by the thickness of a mesa [26], which eliminates the need for high-resolution lithography to define the channel length, although lithography is still required in order to minimize the parasitic overlap capacitances.

Here we demonstrate the use of high-resolution stencil lithography to fabricate organic TFTs with a channel length of $0.5 \mu\text{m}$ and a gate overlap of $2 \mu\text{m}$. Unlike the above-mentioned patterning methods (photolithography, electron-beam lithography, nanoimprint lithography, inkjet-printing), stencil lithography allows the fabrication of organic TFTs without the need for resists, solvents, irradiation and mechanical pressure, all of which are potentially harmful to organic semiconductors [27]. Instead, the functional materials are deposited by thermal evaporation in vacuum through openings in the stencil masks. Stencil lithography is widely employed for the patterning of the organic emissive materials in commercially manufactured active-matrix organic light-emitting diode (AMOLED) displays; these masks are usually made of a nickel-iron alloy (invar fine metal masks; FMM), have a thickness of a few tens of microns, are patterned by chemical etching or laser cutting, and provide a resolution of about $20 \mu\text{m}$ [28]. Stencil masks (or shadow masks) for organic TFT fabrication are often made of laser-cut polyimide or stainless steel with a thickness of a few tens of microns and typically provide a minimum resolution of about $10 \mu\text{m}$ [29]–[32]. For




Fig. 1. Scanning electron microscopy image showing a detail of a high-resolution silicon stencil mask employed for the fabrication of submicron-channel-length organic TFTs.

the fabrication of organic TFTs with micron or submicron dimensions, high-resolution silicon-based stencil masks that were initially developed for ion-projection lithography [33] have recently been utilized. For example, using a 500 nm thick silicon nitride stencil mask supported by a silicon frame and patterned by photolithography and plasma etching, Sidler *et al.* and Fleischli *et al.* demonstrated organic TFTs with channel lengths as small as 2 μm [34], [35]. Using stencil masks based on 20 μm thick silicon membranes processed from silicon-on-insulator (SOI) wafers and patterned by electron-beam lithography and deep reactive ion etching [36]–[38], Kraft *et al.* demonstrated organic TFTs with a channel length of 0.5 μm and a gate overlap of 20 μm [39]. Here we extend this work by reducing the parasitic gate-to-source and gate-to-drain overlaps to 2 μm and by evaluating the parameter uniformity of these submicron-channel-length organic transistors.

II. TRANSISTOR FABRICATION PROCESS

A set of four stencil masks is required to fabricate the TFTs: one mask each to pattern the gate electrodes, the gate vias, the organic semiconductor layer, and the source/drain contacts. Fig. 1 shows a scanning electron microscopy (SEM) image of a detail on the source/drain mask.

In the first step of the TFT fabrication process, a 40-nm-thick layer of aluminum is deposited onto the surface of the substrate (a silicon wafer coated with a thick layer of silicon dioxide) by thermal evaporation in vacuum through the first stencil mask. To define the gate vias, a 30-nm-thick layer of gold is deposited through the second stencil mask in specific locations on the aluminum outside of the active transistor areas. In the third step, a hybrid gate dielectric composed of a 3.6-nm-thick layer of aluminum oxide (obtained by briefly exposing the surface of the aluminum gate electrodes to an oxygen plasma) and a 1.7-nm-thick self-assembled monolayer (SAM) of *n*-tetradecylphosphonic acid (obtained by immersing the substrate into a 2-propanol solution of the alkylphosphonic acid) is then produced; this hybrid AlO_x/SAM gate dielectric has a unit-area capacitance of 700 nF/cm² [40]. Next, a 25-nm-thick layer of the small-molecule organic semiconductor dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT) [41] is deposited onto the hybrid AlO_x/SAM gate dielectric by sublimation in vacuum




Fig. 2. Optical and scanning electron microscopy images of an organic TFT fabricated using a set of four high-resolution silicon stencil masks. The TFT has a channel length of 0.5 μm , a channel width of 5 μm , and gate-to-source and gate-to-drain overlaps of 2 μm .




Fig. 3. Measured current-voltage characteristics of an organic TFT with a channel length of 0.5 μm , a channel width of 5 μm , and a gate-to-contact overlap of 2 μm . The TFT has a channel-width-normalized transconductance of 0.46 S/m, an effective carrier mobility in the saturation regime of 0.3 cm^2/Vs , a threshold voltage of -0.7 V , a subthreshold slope of 95 mV/decade, and an on/off current ratio of 3×10^6 .

through the third stencil mask. During the DNTT deposition, the substrate is held at a temperature of 60 °C in order to promote the formation of a well-ordered semiconductor layer. Heating the substrate during the deposition of the semiconductor layer does not cause damage to the alkylphosphonic acid SAM, which has been shown to be stable at temperatures as high as 250 °C [42], [43]. In the last process step, a 30-nm-thick layer of gold




Fig. 4. Measured transfer characteristics of 16 TFTs fabricated on the same substrate, and distribution of the width-normalized transconductance and carrier mobility.

is deposited in vacuum through the fourth stencil mask in order to define the source and drain contacts. Mask alignment is performed manually using an optical microscope.

III. TRANSISTOR CHARACTERISTICS

Fig. 2 shows optical microscopy images and an SEM image of a TFT with a channel length of $0.5\text{ }\mu\text{m}$, a channel width of $5\text{ }\mu\text{m}$, and a gate-to-contact overlap of $2\text{ }\mu\text{m}$. Based on the lateral TFT dimensions and the unit-area gate-dielectric capacitance (700 nF/cm^2), the total capacitance of the transistors (sum of intrinsic and parasitic capacitances) is estimated to be about 160 fF .

The current-voltage characteristics of this TFT, measured on a manual probe station in ambient air using an Agilent 4156C Semiconductor Parameter Analyzer, are shown in Fig. 3. The transfer characteristics (drain current vs. gate-source voltage) indicate that the TFT has a transconductance of $2.3\text{ }\mu\text{S}$ (which corresponds to a channel-width-normalized transconductance of 0.46 S/m), an effective carrier mobility in the saturation regime of $0.3\text{ cm}^2/\text{Vs}$, a threshold voltage of -0.7 V , a subthreshold slope of 95 mV/decade , and an on/off current ratio of 3×10^6 . To our knowledge, this is the steepest subthreshold slope reported for a submicron-channel-length organic TFT. Long-channel organic TFTs (channel length greater than $10\text{ }\mu\text{m}$) have shown subthreshold slopes as steep as 65 mV/decade [44], [45], and for polyelectrolyte-gated polymer TFTs with a channel length of $2.5\text{ }\mu\text{m}$, a subthreshold slope of 70 mV/decade has been reported [46]. Also, to our knowledge, there are only two previous reports of organic TFTs with a channel length of $0.5\text{ }\mu\text{m}$ or less displaying an on/off current ratio greater than 3×10^6 : Ante *et al.* used electron-beam lithography to fabricate organic TFTs with a channel length of 90 nm [47] and Min *et al.* employed nanowire lithography to fabricate organic TFTs with a channel length of 340 nm [48], both of which displayed on/off ratios of 10^7 , but less steep subthreshold slopes of 160 mV/decade [47] and 1 V/decade [48].

The output characteristics (drain current vs. drain-source voltage) of the TFT in Fig. 3 indicate good saturation of the drain current for drain-source voltages between -2 and -3 V , providing a large differential output resistance (inverse of the slope of the drain current vs. drain-source voltage curves) of about $6.5 \times 10^7\text{ }\Omega$ at a gate-source voltage of -2 V . Together with the

transconductance of $2.3\text{ }\mu\text{S}$ measured at the same gate-source voltage (-2 V), this translates into an intrinsic gain (product of transconductance and output resistance) of 150 at this gate-source voltage. To our knowledge, this is the largest intrinsic gain reported for a submicron-channel-length organic TFT. Large intrinsic gain is important for integrated circuits, especially for amplifiers. Long-channel organic and inorganic TFTs, which often benefit from a larger differential output resistance, have shown intrinsic gain approaching 1000 [49]–[51], but at the cost of a significantly larger device capacitance.

For drain-source voltages between 0 V and about -1 V , a linear relation between the drain current and the drain-source voltage is expected for long-channel TFTs [51]. However, in submicron TFTs, the channel resistance (which is proportional to the channel length) is significantly smaller than the contact resistance (which is independent of the channel length) [52], so that a large portion of the applied drain-source voltage drops across the contacts, resulting in nonlinear current-voltage characteristics. Based on the channel length ($0.5\text{ }\mu\text{m}$), channel width ($5\text{ }\mu\text{m}$) and gate overlaps ($2\text{ }\mu\text{m}$), the channel resistance is estimated to be about $30\text{ k}\Omega$ ($15\text{ }\Omega\text{cm}$) [52] and the contact resistance is estimated to be about $4\text{ M}\Omega$ ($2\text{ k}\Omega\text{cm}$) [53], which means that the contact resistance accounts for about 99% of the total device resistance. This explains both the severe nonlinearity of the output curves for small drain-source voltages and the fact that the effective carrier mobility ($0.3\text{ cm}^2/\text{Vs}$) is only about 10% of the carrier mobilities typically measured in long-channel DNTT TFTs [52].

IV. PARAMETER UNIFORMITY

Fig. 4 shows the measured transfer characteristics of 16 nominally identical DNTT TFTs with a channel length of $0.5\text{ }\mu\text{m}$, a channel width of $5\text{ }\mu\text{m}$, and a gate-to-contact overlap of $2\text{ }\mu\text{m}$ fabricated on the same substrate and the distribution of the width-normalized transconductance and the carrier mobility extracted from these transfer curves. The width-normalized transconductance varies between 0.46 and 0.64 S/m , with a standard deviation of 9% (1σ), the carrier mobility varies between 0.32 and $0.41\text{ cm}^2/\text{Vs}$, with a standard deviation of 7% , the threshold voltage varies between -0.6 and -0.7 V , with a standard deviation of 4% , the subthreshold slope varies between 95 and 150 mV/decade , the on/off current ratio varies between

7×10^4 and 3×10^6 , and the off-state drain current is below 30 pA for all TFTs. To our knowledge, this is the first time that the parameter distribution of submicron-channel-length organic TFTs is reported. While the parameter variations observed here may be too large for certain analog-circuit applications with particularly demanding uniformity requirements, they will in principle be sufficient for digital circuits and pixel select transistors.

V. SUMMARY AND OUTLOOK

We have developed a process for the fabrication of organic thin-film transistors with channel lengths as short as $0.5 \mu\text{m}$ and gate-to-contact overlaps as small as $2 \mu\text{m}$ using high-resolution silicon stencil masks fabricated from SOI wafers and patterned by electron-beam lithography and deep reactive ion etching. The TFTs have an average width-normalized transconductance of 0.5 S/m (with a standard deviation of 9%), an average effective carrier mobility of $0.36 \text{ cm}^2/\text{Vs}$ (with a standard deviation of 7%), a subthreshold slope as steep as 95 mV/decade , an on/off current ratio as large as 3×10^6 , and an intrinsic gain of 150.

At these channel and contact overlap lengths, the contact resistance accounts for about 99% of the total device resistance, resulting in a pronounced nonlinearity of the output characteristics at small drain-source voltages. Preliminary results suggest that with the current stencil-mask technology it will be possible to fabricate functional TFTs with a channel length as small as about $0.3 \mu\text{m}$, which will further reduce the capacitance of the transistors, but will further aggravate the detrimental influence of the contact resistance on the linearity of the output curves. A promising strategy for reducing the contact resistance and improving the linearity of the current-voltage characteristics in short-channel organic TFT is the introduction of area-selective contact doping [47], [54], [55].

ACKNOWLEDGMENT

The authors thank B. Fenk (Max Planck Institute for Solid State Research) for expert technical assistance.

REFERENCES

- [1] C. Wang, H. Dong, W. Hu, Y. Liu, and D. Zhu, "Semiconducting π -conjugated systems in field-effect transistors: A material odyssey of organic electronics," *Chem. Rev.*, vol. 112, pp. 2208–2267, 2012.
- [2] M. Noda *et al.*, "An OTFT-driven rollable OLED display," *J. Soc. Inf. Display*, vol. 19, pp. 316–322, 2011.
- [3] S. Steudel *et al.*, "Design and realization of a flexible QQVGA AMOLED display with organic TFTs," *Org. Electron.*, vol. 13, pp. 1729–1735, 2012.
- [4] G. S. Ryu, J. S. Kim, S. H. Jeong, and C. K. Song, "A printed OTFT-backplane for AMOLED display," *Org. Electron.*, vol. 14, pp. 1218–1224, 2013.
- [5] M. Mizukami *et al.*, "A solution-processed organic thin-film transistor backplane for flexible multiphoton emission organic light-emitting diode displays," *IEEE Electron Dev. Lett.*, vol. 36, no. 8, pp. 841–843, Aug. 2015.
- [6] J. S. Kim and C. K. Song, "AMOLED panel driven by OTFTs on polyethylene fabric substrate," *Org. Electron.*, vol. 30, pp. 45–51, 2016.
- [7] Y. Noguchi, T. Sekitani, and T. Someya, "Organic-transistor-based flexible pressure sensors using ink-jet-printed electrodes and gate dielectric layers," *Appl. Phys. Lett.*, vol. 89, 2006, Art. no. 253507.
- [8] S. C. B. Mannsfeld *et al.*, "Highly sensitive flexible pressure sensors with microstructured rubber dielectric layers," *Nature Mater.*, vol. 9, pp. 859–864, 2010.
- [9] T. Yokota *et al.*, "Sheet-type flexible organic active matrix amplifier system using pseudo-CMOS circuits with floating-gate structure," *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3434–3441, Dec. 2012.
- [10] X. Ren *et al.*, "A low-operating-power and flexible active-matrix organic-transistor temperature-sensor array," *Adv. Mater.*, vol. 28, pp. 4832–4838, 2016.
- [11] P. Schalberger, M. Herrmann, S. Hoehla, and N. Fruehauf, "A fully integrated 1-in. AMOLED display using current feedback based on a five-mask LTPS CMOS process," *J. Soc. Inf. Display*, vol. 19, pp. 496–502, 2011.
- [12] E. G. Bittle, J. I. Basham, T. N. Jackson, O. D. Jurchescu, and D. J. Gundlach, "Mobility overestimation due to gated contacts in organic field-effect transistors," *Nature Commun.*, vol. 7, 2016, Art. no. 10908.
- [13] T. Zaki *et al.*, "S-parameter characterization of submicrometer low-voltage organic thin-film transistors," *IEEE Electron Device Lett.*, vol. 34, no. 4, pp. 520–522, Apr. 2013.
- [14] J. Collet, O. Tharaud, A. Chapoton, and D. Vuillaume, "Low-voltage, 30 nm channel length, organic transistors with a self-assembled monolayer as gate insulating films," *Appl. Phys. Lett.*, vol. 76, pp. 1941–1943, 2000.
- [15] Y. Zhang, J. R. Petta, S. Ambily, Y. Shen, D. C. Ralph, and G. G. Malliaras, "30 nm channel length Pentacene transistors," *Adv. Mater.*, vol. 15, pp. 1632–1635, 2003.
- [16] L. Wang, D. Fine, T. Jung, D. Basu, H. von Seggern, and A. Dodabalapur, "Pentacene field-effect transistors with sub-10-nm channel lengths," *Appl. Phys. Lett.*, vol. 85, pp. 1772–1774, 2004.
- [17] J. Lee, P. C. Chang, J. A. Liddle, and V. Subramanian, "10-nm channel length Pentacene transistors," *IEEE Trans. Electron Device*, vol. 52, no. 8, pp. 1874–1879, Aug. 2005.
- [18] K. Tsukagoshi, F. Fujimori, T. Minari, T. Miyadera, T. Hamano, and Y. Aoyagi, "Suppression of short channel effect in organic thin film transistors," *Appl. Phys. Lett.*, vol. 91, 2007, Art. no. 113508.
- [19] T. Hirose, T. Nagase, T. Kobayashi, R. Ueda, A. Otomo, and H. Naito, "Device characteristics of short-channel polymer field-effect transistors," *Appl. Phys. Lett.*, vol. 97, 2010, Art. no. 083301.
- [20] M. Novak *et al.*, "Low-voltage p- and n-type organic self-assembled monolayer field effect transistors," *Nano Lett.*, vol. 11, pp. 156–159, 2011.
- [21] M. D. Austin and S. Y. Chou, "Fabrication of 70 nm channel length polymer organic thin-film transistors using nanoimprint lithography," *Appl. Phys. Lett.*, vol. 81, 2002, Art. no. 4431.
- [22] U. Haas, H. Gold, A. Haase, G. Jakopic, and B. Stadlober, "Submicron Pentacene-based organic thin film transistors on flexible substrates," *Appl. Phys. Lett.*, vol. 91, 2007, Art. no. 043511.
- [23] P. F. Moonen *et al.*, "Flexible thin-film transistors using multistep UV nanoimprint lithography," *Org. Electron.*, vol. 13, pp. 3004–3013, 2012.
- [24] S. G. Higgins, B. V. O. Muir, G. Dell'Erba, A. Perinot, M. Caironi, and A. J. Campbell, "Self-aligned organic field-effect transistors on plastic with picofarad overlap capacitances and megahertz operating frequencies," *Appl. Phys. Lett.*, vol. 108, 2016, Art. no. 023302.
- [25] Y.-Y. Noh, N. Zhao, M. Caironi, and H. Sirringhaus, "Downscaling of self-aligned, all-printed polymer thin-film transistors," *Nat. Nanotechnol.*, vol. 2, pp. 784–789, 2007.
- [26] M. Uno, B.-S. Cha, Y. Kanaoka, and J. Takeya, "High-speed organic transistors with three-dimensional organic channels and organic rectifiers based on them operating above 20 MHz," *Org. Electron.*, vol. 20, pp. 119–124, 2015.
- [27] D. J. Gundlach, T. N. Jackson, D. G. Schlom, and S. F. Nelson, "Solvent-induced phase transition in thermally evaporated Pentacene films," *Appl. Phys. Lett.*, vol. 74, pp. 3302–3304, 1999.
- [28] T. A. Mai and B. Richerzhagen, "Manufacturing of 4th generation OLED masks with the laser microjet technology," *Soc. Inf. Display Int. Symp. Digest Tech. Papers*, 2007, pp. 1596–1598.
- [29] P. Baude, D. A. Ender, M. A. Haase, T. W. Kelley, D. V. Muyres, and S. D. Theiss, "Pentacene-based radio-frequency identification circuitry," *Appl. Phys. Lett.*, vol. 82, pp. 3964–3966, 2003.
- [30] K. Ishida *et al.*, "Insole pedometer with piezoelectric energy harvester and 2 V organic circuits," *IEEE J. Solid-State Circuits*, vol. 48, no. 1, pp. 255–264, Jan. 2013.
- [31] T. Yokota *et al.*, "Ultraflexible, large-area, physiological temperature sensors for multipoint measurements," *Proc. Nat. Acad. Sci. USA*, vol. 112, pp. 14533–14538, 2015.
- [32] M. Kondo, T. Uemura, T. Matsumoto, T. Araki, S. Yoshimoto, and T. Sekitani, "Ultraflexible and ultrathin polymeric gate insulator for 2V organic transistor circuits," *Appl. Phys. Express*, vol. 9, 2016, Art. no. 061602.

- [33] J. Melngailis, A. A. Mondelli, I. L. Berry, III, and R. Mohondroa, "A review of ion projection lithography," *J. Vac. Sci. Technol. B*, vol. 16, pp. 927–957, 1998.
- [34] K. Sidler, N. V. Cvetkovic, V. Savu, D. Tsamados, A. M. Ionescu, and J. Brugger, "Organic thin-film transistors on flexible polyimide substrates fabricated by full-wafer stencil lithography," *Sens. Actuators A*, vol. 162, pp. 155–159, 2010.
- [35] F. D. Fleischli, K. Sidler, M. Schaer, V. Savu, J. Brugger, and L. Zuppiroli, "The effects of channel length and film microstructure on the performance of pentacene transistors," *Org. Electron.*, vol. 12, pp. 336–340, 2011.
- [36] F. Letzkus *et al.*, "Dry etch improvements in the SOI wafer flow process for IPL stencil mask fabrication," *Microelectron. Eng.*, vol. 53, pp. 609–612, 2000.
- [37] T. Zaki *et al.*, "A 3.3 V 6-Bit 100 kS/s current-steering digital-to-analog converter using organic P-type thin-film transistors on glass," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 292–300, Jan. 2012.
- [38] U. Zschieschang *et al.*, "Megahertz operation of flexible low-voltage organic thin-film transistors," *Org. Electron.*, vol. 14, pp. 1516–1520, 2013.
- [39] U. Kraft *et al.*, "Flexible low-voltage organic complementary circuits: Finding the optimum combination of semiconductors and monolayer gate dielectrics," *Adv. Mater.*, vol. 27, pp. 207–214, 2015.
- [40] U. Kraft, J. E. Anthony, E. Ripaud, M. A. Loth, E. Weber, and H. Klauk, "Low-voltage organic transistors based on tetraceno[2,3-b]thiophene: Contact resistance and air stability," *Chem. Mater.*, vol. 27, pp. 998–1004, 2015.
- [41] K. Takimiya, I. Osaka, T. Mori, and M. Nakano, "Organic semiconductors based on [1]Benzothieno[3,2-b][1]benzothiophene substructure," *Accounts Chem. Res.*, vol. 47, pp. 1493–1502, 2014.
- [42] K. Fukuda *et al.*, "Thermal stability of organic thin-film transistors with self-assembled monolayer dielectrics," *Appl. Phys. Lett.*, vol. 96, 2010, Art. no. 053302.
- [43] T. Yokota *et al.*, "Flexible low-voltage organic transistors with high thermal stability at 250 °C," *Adv. Mater.*, vol. 25, pp. 3639–3644, 2013.
- [44] S. H. Kim *et al.*, "High performance ink-jet printed diketopyrrolopyrrole-based copolymer thin-film transistors using a solution-processed aluminium oxide dielectric on a flexible substrate," *J. Mater. Chem. C*, vol. 1, pp. 2408–2411, 2013.
- [45] U. Zschieschang *et al.*, "Flexible low-voltage organic thin-film transistors and circuits based on C10-DNTT," *J. Mater. Chem.*, vol. 22, pp. 4273–4277, 2012.
- [46] L. Herlogsson, X. Crispin, S. Tiemey, and M. Berggren, "Polyelectrolyte-gated organic complementary circuits operating at low power and voltage," *Adv. Mater.*, vol. 23, pp. 4684–4689, 2011.
- [47] F. Ante *et al.*, "Contact doping and ultrathin gate dielectrics for nanoscale organic thin-film transistors," *Small*, vol. 7, pp. 1186–1191, 2011.
- [48] S.-Y. Min *et al.*, "Large-scale organic nanowire lithography and electronics," *Nat. Commun.*, vol. 4, 2013, Art. no. 1773.
- [49] F. Torricelli, L. Colalongo, D. Raiteri, Z. M. Kovacs-Vajna, and E. Cantatore, "Ultra-high gain diffusion-driven organic transistor," *Nat. Commun.*, vol. 7, 2016, Art. no. 10550.
- [50] S. Lee and A. Nathan, "Subthreshold Schottky-barrier thin-film transistors with ultralow power and high intrinsic gain," *Science*, vol. 354, pp. 302–304, 2016.
- [51] U. Zschieschang and H. Klauk, "Low-voltage organic transistors with steep subthreshold slope fabricated on commercially available paper," *Org. Electron.*, vol. 25, pp. 340–344, 2015.
- [52] U. Kraft *et al.*, "Detailed analysis and contact properties of low-voltage organic thin-film transistors based on dinaphtho[2,3-b:20,30-f]thieno[3,2-b]thiophene (DNTT) and its diethyl and diphenyl derivatives," *Org. Electron.*, vol. 35, pp. 33–40, 2016.
- [53] F. Ante *et al.*, "Contact resistance and megahertz operation of aggressively scaled organic transistors," *Small*, vol. 8, pp. 73–79, 2012.
- [54] J. Li *et al.*, "Improving organic transistor performance through contact-area-limited doping," *Solid-State Commun.*, vol. 149, pp. 1826–1830, 2009.
- [55] P. Darmawan *et al.*, "Optimal structure for high-performance and low-contact-resistance organic field-effect transistors using contact-doped coplanar and pseudo-staggered device architectures," *Adv. Funct. Mater.*, vol. 22, pp. 4577–4583, 2012.



Ute Zschieschang received the Dipl.-Ing. degree in mechanical engineering from Mittweida University of Applied Sciences (FH), Mittweida, Germany, in 2000, and the Ph.D. degree in chemistry from the Technical University Bergakademie Freiberg, Freiberg, Germany, in 2006. Since 2005, she has been a Scientist in the Organic Electronics Group, Max Planck Institute for Solid State Research, Stuttgart, Germany.



Florian Letzkus received the Master's degree in physics from the University of Tübingen, Tübingen, Germany, in 1996, and the Ph.D. degree from the University of Stuttgart, Stuttgart, Germany, in 2003. He is currently the Head of the MEMS Technologies Business Unit, IMS CHIPS, Stuttgart.



Joachim N. Burghartz (M'90–SM'92–F'02) received the Dipl.-Ing. degree from RWTH Aachen, Aachen, Germany and the Ph.D. degree from the University of Stuttgart, Stuttgart, Germany, in 1982 and 1987, respectively, both in electrical engineering. He is currently the Director of IMS CHIPS, Stuttgart, and a Full Professor with the University of Stuttgart.



Hagen Klauk (M'97) received the Dipl.-Ing. degree in electrical engineering from Chemnitz University of Technology, Chemnitz, Germany, in 1995, and the Ph.D. degree in electrical engineering from the Pennsylvania State University, State College, PA, USA, in 1999. In 2000, he joined the Polymer Electronics Group of Infineon Technologies, Erlangen, Germany. Since 2005, he has been the Head of the Organic Electronics Group, Max Planck Institute for Solid State Research, Stuttgart, Germany.