

## Thermal stability of organic thin-film transistors with self-assembled monolayer dielectrics

Kenjiro Fukuda,<sup>1</sup> Tomoyuki Yokota,<sup>1</sup> Kazunori Kuribara,<sup>1</sup> Tsuyoshi Sekitani,<sup>1</sup> Ute Zschieschang,<sup>2</sup> Hagen Klauk,<sup>2</sup> and Takao Someya<sup>1,a)</sup>

<sup>1</sup>Department of Electrical and Electronic Engineering and Department of Applied Physics, The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, Japan

<sup>2</sup>Max Planck Institute for Solid State Research, Heisenbergstrasse 1, 70569 Stuttgart, Germany

(Received 7 December 2009; accepted 26 December 2009; published online 1 February 2010)

We have investigated the annealing effects on 2 V-operation pentacene organic thin-film transistors (TFTs) with self-assembled monolayer-based gate dielectrics. When pentacene TFTs without passivation layers are annealed at 100 °C, the pentacene crystal structure changes to the bulk phase, resulting in an irreversible degradation of electronic performances. This degradation is suppressed by a 2.5- $\mu\text{m}$ -thick passivation layer. The mobility of the encapsulated TFTs decreases by only 12% upon annealing at 140 °C. We have also investigated the bias-stress effect and found the drain current of low-voltage pentacene TFTs annealed at 70 °C decreases by 1% during continuous bias stress for 1 h. © 2010 American Institute of Physics. [doi:10.1063/1.3299017]

Organic thin-film transistors (TFTs) have attracted considerable attention since they are among the key elements for realizing large-area, printable, flexible and/or stretchable electronics,<sup>1–3</sup> large-area sensors,<sup>4,5</sup> and actuators.<sup>6</sup> High operating voltage and electric instability of organic TFTs have been major concerns for many years. Thanks to recent efforts, the operating voltages of organic TFTs have been reduced significantly by utilizing high-capacitance gate dielectrics, such as thin insulating polymers,<sup>7,8</sup> metal oxides with large permittivity,<sup>9–11</sup> or self-assembled nanodielectrics.<sup>12,13</sup> Furthermore, low-voltage organic TFTs using gate dielectrics comprising an oxygen-plasma-grown  $\text{AlO}_x$  layer (with a thickness of a few nanometers) and an alkyl-phosphonic acid self-assembled monolayer (SAM) have been reported.<sup>14–16</sup> Pentacene TFTs with SAM-based gate dielectrics show excellent electrical characteristics, including mobility as large as  $0.7 \text{ cm}^2/\text{V s}$  and on/off ratio as large as  $10^7$ . However, the effect of exposure to high temperatures on the current-voltage characteristics of these TFTs with SAMs has not been reported. It is known that the pentacene thin-film structure and the electrical characteristics of pentacene TFTs are affected by the environmental temperature.<sup>17,18</sup> Therefore, it is important to investigate the thermal stability of pentacene TFTs with SAM-based gate dielectrics and to study the effect of encapsulation layers.

In this letter, we fabricated pentacene TFTs using SAMs of *n*-tetradecylphosphonic acid as part of the gate dielectric.<sup>19,20</sup> Some TFTs were encapsulated with a polychloro-para-xylylene passivation layer and were compared with TFTs without encapsulation layer. When TFTs without passivation layer were annealed at 100 °C, the field-effect mobility decreased from  $0.55$  to  $0.24 \text{ cm}^2/\text{V s}$ . In contrast, the mobility of TFTs with passivation layer decreased by only 12% upon annealing at 140 °C. The drain current of TFTs annealed at 70 °C changed by only 1% when a dc bias stress of  $-2 \text{ V}$  was applied continuously for 1 h. X-ray diffraction (XRD) measurements revealed that the pentacene thin-film phase did not change to the bulk phase

even after annealing at 160 °C when the pentacene was encapsulated with a 2.5- $\mu\text{m}$ -thick polychloro-para-xylylene passivation layer.

The cross-sectional structure of the top-contact pentacene TFTs is schematically shown in Fig. 1(a). First, a 25-nm-thick Al gate electrode was thermally evaporated through a shadow mask onto a heavily doped silicon wafer. The gate dielectric consists of a thin layer of aluminum oxide (thickness: 5 nm) and a SAM of *n*-tetradecylphosphonic acid, the chemical structure of which is shown in Fig. 1(b). The aluminum oxide film was prepared by an oxygen-plasma treatment of the Al gate electrode and provides a large density of hydroxyl groups for molecular adsorption. The plasma power was 300 W, and the duration of the plasma treatment was 30 min. The SAM of *n*-tetradecylphosphonic acid was prepared by submersing the substrate in a 2-propanol solution of the




FIG. 1. (a) Cross section of pentacene TFTs with a gate dielectric based on a SAM. (b) Chemical structure of *n*-tetradecylphosphonic acid. (c) Drain current ( $I_D$ ) of TFTs with and without parylene encapsulation layer as a function of the drain-source voltage ( $V_{DS}$ ). The gate-source voltage  $V_{GS}$  is varied from 0 to  $-2 \text{ V}$  in steps of  $-0.5 \text{ V}$ . (d) The corresponding transfer curves:  $V_{GS}$  is swept from  $+0.5$  to  $-2 \text{ V}$  at  $V_{DS} = -1.5 \text{ V}$ .

<sup>a)</sup>Author to whom correspondence should be addressed. Electronic mail: someya@ee.t.u-tokyo.ac.jp.




FIG. 2. Transfer characteristics of the transistors before and after the annealing process: (a) without passivation layer, (b) with passivation layer. All measurements were performed at 30 °C in a nitrogen-filled glovebox. (c) Normalized mobility and (d) threshold voltage of the TFTs with and without passivation layer after annealing at temperatures up to 180 °C.

phosphonic acid molecules at room temperature.<sup>16,21</sup> Purified pentacene was deposited in vacuum through a shadow mask to form a 30-nm-thick patterned semiconductor layer on the gate dielectric. During the pentacene deposition, the substrate was at room temperature. A 50-nm-thick Au layer was evaporated through a shadow mask to form the source and drain electrodes. The nominal length and width of the channel were 50 and 500  $\mu\text{m}$ , respectively, for all TFTs. Finally, some of the substrates were uniformly encapsulated with a 2.5- $\mu\text{m}$ -thick polychloro-para-xylylene (diX-SR, parylene, Daisankasei Co., Ltd.) passivation layer. The fabrication of the SAM gate dielectric does not require the control of the thickness and high process temperatures, so this process is compatible to almost all plastic substrates. Furthermore, this technique can form dielectrics with excellent uniform thickness, thus leading to small device-to-device variations in electrical characteristics.<sup>14</sup>

The current-voltage characteristics of the TFTs were measured with a semiconductor parameter analyzer (4155C, Agilent Technologies) in a nitrogen-filled glovebox with concentrations of oxygen and moisture below 1 ppm. Figure 1(c) exhibits the output characteristics of TFTs with and without parylene passivation. The drain current ( $I_D$ ) was measured as a function of the drain-source voltage ( $V_{DS}$ ) for gate-source voltages ( $V_{GS}$ ) between 0 to  $-2$  V in steps of 0.5 V. Figure 1(d) shows the transfer characteristics of the same transistors for  $V_{DS} = -1.5$  V.

In order to investigate the thermal stability of the TFTs, the devices were annealed at a certain temperature for 30 min in a nitrogen-filled glovebox. After allowing the TFTs to cool to 30 °C, the electrical characteristics were measured again at 30 °C in nitrogen. Figures 2(a) and 2(b) show the temperature-induced changes in the transfer characteristics of pentacene TFTs with and without parylene passivation. The electrical characteristics of the TFTs without parylene passivation changed significantly during annealing: The on-state drain current decreased from 9.1 to 1.0  $\mu\text{A}$  upon annealing




FIG. 3. (a) Normalized drain current ( $I_D$ ) as a function of time during continuous DC bias stress ( $V_{GS} = V_{DS} = -2$  V) of a pentacene TFTs. The measurements were performed on the annealed FETs at 70 °C for 13 h and nonannealed FETs on SAM insulators. [(b) and (c)] The corresponding transfer characteristics of FETs on SAM insulators without (b) and with (c) the annealing process taken before and after the application of dc bias voltages for 4000 s:  $V_{GS}$  is swept from +0.5 to  $-2$  V with the application of  $V_{DS} = -2$  V.

at 140 °C. In contrast, the encapsulated TFTs does not degrade for temperatures as high as 140 °C; the on-state current increased from 7.1 to 9.2  $\mu\text{A}$  during annealing at 140 °C. Figure 2(c) shows the change in mobility as a function of annealing temperature, normalized to the mobility prior to annealing. The mobility of the TFTs without passivation layer increased slightly from 0.55 to 0.64  $\text{cm}^2/\text{V s}$  upon annealing at 70 °C, but it decreased substantially to 0.24  $\text{cm}^2/\text{V s}$  upon annealing at 100 °C. In contrast, the change in mobility of the encapsulated TFTs during annealing for temperatures up to 140 °C is very small; annealing at 140 °C reduced the mobility by only 12% (from 0.93 to 0.81  $\text{cm}^2/\text{V s}$ ). Encapsulation also improves the stability of the threshold voltage ( $V_{th}$ ), as shown in Fig. 2(d). The threshold voltage of the TFTs without encapsulation changes from 0.18 to  $-0.57$  V upon annealing at 140 °C. In contrast, the threshold voltage of the encapsulated TFTs changes from  $-0.52$  to  $-0.20$  V upon annealing at 140 °C.

We also investigated how the dc bias stress stability of pentacene TFTs without parylene passivation is affected by annealing at a temperature of 70 °C.<sup>22-25</sup> The drain current ( $I_D$ ) of the TFTs was monitored over time while continuously applying a dc bias of  $V_{GS} = V_{DS} = -2$  V. Figure 3(a) shows the drain current normalized to the initial value at the start of the measurement as a function of time. For TFTs that were not annealed prior to the bias-stress experiment the drain current decreased by more than 10% during 1 h of bias stress. In contrast, TFTs annealed at 70 °C for 13 h in nitrogen show much better bias-stress stability; the drain current of these TFTs decreases by only 1% during the 1 h bias stress. Figures 3(b) and 3(c) show the transfer characteristics of the TFTs before and after bias stress. The mobility of the TFTs annealed at 70 °C decreases only slightly during bias stress, from 0.58 to 0.57  $\text{cm}^2/\text{V s}$ , and the bias stress-




FIG. 4. (a) XRD spectra of a pentacene film (thickness: 30 nm) deposited on a SAM-based gate dielectric without parylene passivation layer after annealing at 70, 100, and 120 °C for 30 min. (b) XRD spectra of a pentacene film deposited on a SAM-based gate dielectric, covered with a parylene passivation layer, and annealed at temperatures of 70, 100, 120, 140, 160, and 170 °C for 30 min.

induced threshold voltage shift in these TFTs is less than 0.07 V.

In order to investigate how the pentacene crystal structure is affected by exposure to high temperatures we performed XRD measurements on pentacene films with a thickness of 30 nm deposited on  $\text{AlO}_x/\text{SAM}$  gate dielectrics with and without parylene passivation. Figure 4(a) shows the XRD spectra of a pentacene film without parylene passivation, and Fig. 4(b) shows those with parylene passivation. The diffraction peaks in the spectra of the as-deposited pentacene films indexed as (001) indicate that the as-deposited pentacene consists mainly of the thin-film phase, and it is highly oriented in the out-of-plane direction with a lattice spacing  $d(001)$  of 15.4 Å.<sup>18,26</sup> For pentacene without parylene passivation, diffraction peaks (001') corresponding to a lattice spacing of 14.4 Å were observed after annealing at 100 °C. In contrast, for pentacene with the parylene passivation, the (001') diffraction peaks did not appear as long as the annealing temperature was below 160 °C.

Pentacene crystallizes in four different polymorphs that are classified according to their  $d(001)$  spacing as follows: 14.1, 14.4, 15, and 15.4 Å.<sup>26,27</sup> The two polymorphs with  $d(001)$  spacings of 14.4 and 15.4 Å have been found in pentacene films deposited onto silicon dioxide; these are referred to as the “bulk phase” and the “thin film phase,” respectively.<sup>28</sup> It has been reported that exposure to high temperatures induces a change from the thin-film phase to the bulk phase, and that the appearance of the bulk phase causes the electrical characteristics of pentacene TFTs to degrade.<sup>17,18</sup> We have already reported that pentacene TFTs with polymer gate dielectric are stable upon annealing at 140 °C,<sup>17</sup> and that the bias-stress effect in these devices is significantly suppressed by postdeposition annealing.<sup>23</sup>

The appearance of the bulk phase upon annealing in the TFTs without parylene passivation is consistent with the significant reduction in the mobility of the TFTs, as seen in Fig. 2(c). These results indicate that the parylene passivation layer greatly suppresses the change of the pentacene crystal structure from the thin-film phase to the bulk phase, causing the encapsulated TFTs to be far more stable at high temperatures than the TFTs without parylene passivation.

This study was partially supported by JST/CREST, NEDO, Special Coordination Funds for Promoting Science and Technology, and Global COE Program on Physical Sciences Frontier, MEXT Grant No. 20676005, Japan.

- <sup>1</sup>J. A. Rogers, Z. Bao, K. Baldwin, A. Dodabalapur, B. Crone, V. R. Raju, V. Kuck, H. Katz, K. Amundson, J. Ewing, and P. Drzaic, *Proc. Natl. Acad. Sci. U.S.A.* **98**, 4835 (2001).
- <sup>2</sup>K. Nomoto, N. Hirai, N. Yoneya, N. Kawashima, M. Noda, M. Wada, and J. Kasahara, *IEEE Trans. Electron Devices* **52**, 1519 (2005).
- <sup>3</sup>T. Sekitani, H. Nakajima, H. Maeda, T. Fukushima, T. Aida, K. Hata, and T. Someya, *Nature Mater.* **8**, 494 (2009).
- <sup>4</sup>T. Someya, Y. Kato, S. Iba, Y. Noguchi, T. Sekitani, H. Kawaguchi, and T. Sakurai, *IEEE Trans. Electron Devices* **52**, 2502 (2005).
- <sup>5</sup>Y. Noguchi, T. Sekitani, and T. Someya, *Appl. Phys. Lett.* **89**, 253507 (2006).
- <sup>6</sup>Y. Kato, T. Sekitani, M. Takamiya, M. Doi, K. Asaka, T. Sakurai, and T. Someya, *IEEE Trans. Electron Devices* **54**, 202 (2007).
- <sup>7</sup>M. H. Yoon, H. Yan, A. Facchetti, and T. J. Marks, *J. Am. Chem. Soc.* **127**, 10388 (2005).
- <sup>8</sup>S. Y. Yang, S. H. Kim, K. Shin, H. Jeon, and C. E. Park, *Appl. Phys. Lett.* **88**, 173507 (2006).
- <sup>9</sup>J. B. Koo, S. J. Yun, J. W. Lim, S. H. Kim, C. H. Ku, S. C. Lim, J. H. Lee, and T. Zyung, *Appl. Phys. Lett.* **89**, 033511 (2006).
- <sup>10</sup>S. J. Yun, J. B. Koo, J. W. Lim, and S. H. Kim, *Electrochem. Solid-State Lett.* **10**, H90 (2007).
- <sup>11</sup>M. F. Chang, P. T. Lee, S. P. McAlister, and A. Chin, *IEEE Electron Device Lett.* **29**, 215 (2008).
- <sup>12</sup>M. H. Yoon, A. Facchetti, and T. J. Marks, *Proc. Natl. Acad. Sci. U.S.A.* **102**, 4678 (2005).
- <sup>13</sup>S. A. DiBenedetto, D. Frattarelli, M. A. Ratner, A. Facchetti, and T. J. Marks, *J. Am. Chem. Soc.* **130**, 7528 (2008).
- <sup>14</sup>H. Klauk, U. Zschieschang, J. Pfau, and M. Halik, *Nature (London)* **445**, 745 (2007).
- <sup>15</sup>H. Klauk, U. Zschieschang, R. T. Weitz, H. Meng, F. Sun, G. Nunes, D. E. Keys, C. R. Fincher, and Z. Xiang, *Adv. Mater.* **19**, 3882 (2007).
- <sup>16</sup>P. H. Wöbkenberg, J. Ball, F. B. Kooistra, J. C. Hummelen, D. M. deLeeuw, D. D. C. Bradley, and T. D. Anthopoulos, *Appl. Phys. Lett.* **93**, 013303 (2008).
- <sup>17</sup>K. Fukuda, T. Sekitani, and T. Someya, *Appl. Phys. Lett.* **95**, 023302 (2009).
- <sup>18</sup>T. Ji, S. Jung, and V. K. Varadan, *Org. Electron.* **9**, 895 (2008).
- <sup>19</sup>K. Fukuda, T. Hamamoto, T. Yokota, T. Sekitani, U. Zschieschang, H. Klauk, and T. Someya, *Appl. Phys. Lett.* **95**, 203301 (2009).
- <sup>20</sup>A. Jedaa, M. Burkhardt, U. Zschieschang, H. Klauk, D. Habich, G. Schmid, and M. Halik, *Org. Electron.* **10**, 1442 (2009).
- <sup>21</sup>Y.-T. Tao, *J. Am. Chem. Soc.* **115**, 4350 (1993).
- <sup>22</sup>U. Zschieschang, F. Ante, T. Yamamoto, K. Takimiya, H. Kuwabara, M. Ikeda, T. Sekitani, T. Someya, K. Kern, and H. Klauk, “Flexible Low-Voltage Organic Transistors and Circuits Based on a High-Mobility Organic Semiconductor with Good Air Stability,” *Adv. Mater.* (to be published). DOI:10.1002/adma.200902740
- <sup>23</sup>T. Sekitani, S. Iba, Y. Kato, Y. Noguchi, and T. Someya, *Appl. Phys. Lett.* **87**, 073505 (2005).
- <sup>24</sup>A. Salleo and R. A. Street, *Phys. Rev. B* **70**, 235324 (2004).
- <sup>25</sup>U. Zschieschang, R. T. Weitz, K. Kern, and H. Klauk, *Appl. Phys. A: Mater. Sci. Process.* **95**, 139 (2009).
- <sup>26</sup>C. C. Mattheus, A. B. Dros, J. Baas, A. Meetsma, J. L. de Boer, and T. T. M. Palstra, *Acta Crystallogr., Sect. C: Cryst. Struct. Commun.* **57**, 939 (2001).
- <sup>27</sup>T. Kakudate, N. Yoshimoto, and Y. Saito, *Appl. Phys. Lett.* **90**, 081903 (2007).
- <sup>28</sup>D. J. Gundlach, Y. Y. Lin, T. N. Jackson, S. F. Nelson, and D. G. Schlom, *IEEE Electron Device Lett.* **18**, 87 (1997).