Field-Effect Transistors with Submicrometer Gate Lengths Fabricated from LaAlO₃-SrTiO₃-Based Heterostructures

C. Woltmann, T. Harada,^{*} H. Boschker, V. Srot, P. A. van Aken, H. Klauk, and J. Mannhart Max Planck Institute for Solid State Research, 70569 Stuttgart, Germany

(Received 6 October 2015; published 14 December 2015)

The possible existence of short-channel effects in oxide field-effect transistors is investigated by exploring field-effect transistors with various gate lengths fabricated from LaAlO₃-SrTiO₃ heterostructures. The studies reveal the existence of channel-length modulation and drain-induced barrier lowering for gate lengths below 1 μ m, with a characteristic behavior comparable to semiconducting devices. With the fabrication of field-effect transistors with gate lengths as small as 60 nm, the results demonstrate the possibility to fabricate by electron-beam lithography functional devices based on complex oxides with characteristic lengths of several tens of nanometers.

DOI: 10.1103/PhysRevApplied.4.064003

I. INTRODUCTION

The wide spectrum of functionalities of complex oxides [1-3] make these materials highly interesting for use in oxide electronic devices. Devices based on high electronic susceptibility, piezoelectricity, ferroelectricity, resistive switching effects, superconductivity, and sensor functions [4,5] do exist or are being developed, to give a few examples. For the integration of the functional properties of oxides into electronic systems, field-effect transistors (FETs) or other three-terminal devices based on complex oxides are of value. The viability of such FETs has been explored in the past, using as a model system the two-dimensional (2D) electron liquid formed at the LaAlO₃-SrTiO₃ interface [6] for the drain-source channel. Much work has been focused on this 2D system, as it has been well characterized and because its embedment in high-K materials offers sensitive control by gate fields [7,8].

One route to fabricating devices based on the 2D LaAlO₃-SrTiO₃ electron liquid (2DEL) [9] is writing structures by electric fields generated with a charged, conducting tip of a scanning force microscope. This writing technique offers the utmost spatial resolution with linewidths as small as 2 nm [10]. While this technique does not allow for top gating, the successful fabrication of field-effect transistors [11,12], single-electron transistors [13], and a series of other devices by using this so-called sketch-based technique has been reported (for an overview, see Ref. [14]).

Another approach to fabricate $LaAlO_3$ -SrTiO_3-based devices is to pattern the heterostructures more conventionally by optical lithography, electron-beam lithography, ion irradiation, or using shadow-casting effects as described, e.g., in Refs. [15–20]. FETs have been demonstrated with top gates [19,21–27] as well as with side gates [28]. These transistors

operate in a large temperature window which includes room temperature. Also arrays with hundreds of thousands of FETs and monolithic integrated circuits have been fabricated [29]. The large-scale FETs, i.e., FETs with gate lengths L_G of tens or even hundreds of microns which are explored in these studies are characterized by an almost textbooklike behavior, much as standard semiconductor FETs [21].

The characteristics of metal-oxide-semiconductor FETs (MOSFETs) fabricated from canonical semiconductors such as Si or III-V materials much depend on the length of the drain-source channel. With long drain-source channels, MOSFETs are characterized by (i) saturation of the drain current I_D at large drain-source voltages V_D for constant gate-source voltages V_G ; (ii) a quadratic dependence of the saturation current $I_{D,sat}(V_G)$ for a given V_D ; and (iii) threshold voltages $V_{\rm th}$ being independent of V_D and gate lengths. If the gate lengths are small enough to be comparable to the depletion width [30], these characteristics become dominated by short-channel effects [30,31], of which the following are particularly important: (a) channel-length modulation caused by a significant fraction of the channel being influenced by the drain potential. Under these conditions, the drain potential reduces the length of the gate's electrostatic barrier, resulting in nonsaturating $I_D(V_D)$ characteristics. (b) Drain-induced barrier lowering arising when the patterned gate length is reduced below the depletion width and the channel-length modulation exceeds a critical value. The drain potential then extends significantly into the channel, additionally reducing the height of the gate's electrostatic barrier. Consequently, the channel opens for increasing V_D and the nonsaturating $I_D(V_D)$ curves bend to larger current values. (c) Velocity saturation occurring due to large longitudinal fields at high drain-source voltages in short channels. Velocity saturation significantly reduces the maximum drain currents in the on state and linearizes the $I_{D,sat}(V_G)$ characteristic. (d) Charge sharing resulting

^{*}Present address: Institute for Materials Research, Tohoku University, Sendai 980-8577, Japan.

from the source and drain contacts' doping affecting the adjacent regions of the channel. If the extent of the biased regions at the source and drain is comparable to the channel length, the channel is turned on more readily. Increasing V_D complements this effect, and V_{th} is shifted to lower values for small channel lengths and large V_D .

The physics of these short-channel effects is of course controlled by the basic parameters of the FETs, in particular, by the carrier densities and dopant concentrations, electric susceptibilities, Fermi velocities, and phonon characteristics of the channels. In addition, the physical properties of the source, drain, and gate contacts play a key role. The complex oxides and the canonical semiconductors much differ in all these fundamental properties [32,5]. It is therefore an important but open question how the characteristics of FETs built from complex oxides scale at short channel lengths. Do short-channel effects exist, and if so, are they similar to the ones known from semiconducting FETs? In case they exist, at which length scale do they become relevant?

II. SAMPLE PREPARATION

To answer these questions, we analyze the behavior of FETs based on LaAlO₃-SrTiO₃ heterostructures as the gate length is reduced from the range yielding long-channel behavior to sub-100-nm lengths. The gated part of the channel is always contacted by the conducting interface and not directly by metal contacts (in contrast to semiconducting FETs, where the gate usually overlaps the metallic contacts). By feeding the source and drain contacts' metallic layers close to both sides of the gate, we strive to keep the series resistance small. Nevertheless, for these devices the gate length is the length relevant for the short-channel effects rather than the distance between the metal contacts. A crosssectional sketch of these devices is given in Fig. 1. The heterostructures are grown by pulsed laser deposition (PLD) monitored by reflective high-energy electron diffraction. First, five unit cells (uc) of LaAlO₃ are epitaxially grown at 800 °C and 8×10^{-5} mbar O₂ onto a TiO₂-terminated (001) surface of a SrTiO₃ single crystal. A LaAlO₃ single crystal is used as a target. The 2DEL is patterned as described



FIG. 1. Sketch of a cross section of a FET.

in Ref. [15] by using electron-beam lithography. At first, two monolayers of LaAlO₃ are deposited to protect the interface. Subsequent to the deposition of an amorphous 2DEL negative pattern, three more LaAlO₃ monolayers are added. These LaAlO₃ layers generate the 2DEL at the interface and as part of the gate stack act as a gate dielectric. Onto the LaAlO₃, eight monolayers of BaTiO₃ are deposited at 660 °C and 3×10^{-3} mbar O₂. As presented before [29], the BaTiO₃ acts as a high-K dielectric and is not ferroelectric, likely due to the stress fields surrounding the edge dislocations adapting the lattice mismatch [Fig. 2(b)]. The gate stacks are grown in situ, including a top Au contact layer. The gates are patterned ex situ by using electron-beam lithography; the Au-Pd bilayer gate electrodes are deposited by PLD and thermal evaporation and patterned by lift-off and Ar-ion milling. To contact the buried electron liquid, 10-nm-deep holes are ion milled through the BaTiO₃-LaAlO₃ into the SrTiO₃, then filled with Ti, and capped with Au by using *in situ* electronbeam evaporation. The heterostructures are characterized by scanning force microscopy and electron microscopy.

III. STRUCTURAL CHARACTERIZATION

To elucidate the local microstructure and composition, cross-sectional cuts through the specimens are analyzed by employing scanning transmission electron microscopy (STEM) with atomic-column-resolved high-angle annular dark-field (HAADF) and electron energy-loss (EELS) spectrum imaging. For these studies, the samples are prepared by the *in situ* lift-out focused-ion-beam technique. These specimens are further thinned to electron transparency by Ar-ion beam milling at low accelerating voltages (200 V). The STEM-HAADF and STEM-EELS measurements are carried out at 200 kV with an advanced analytical TEM/STEM (JEOL ARM200F, JEOL Co. Ltd.), equipped with a cold field-emission gun and a DCOR probe Cs corrector (CEOS Co. Ltd.). EELS elemental maps (2D spectrum images) are obtained in STEM mode with a postcolumn energy filter with high-speed dual-EELS acquisition capability (Gatan GIF Quantum ERS, Gatan Inc., Pleasanton, USA). The experimental convergence semiangle is 28 mrad for HAADF and EELS imaging. The corresponding inner and outer collection semiangles for HAADF are set to 56 and 234 mrad, respectively. The inner and outer collection semiangles for annular dark-field (ADF) images acquired simultaneously during EELS spectrum imaging with a Gatan ADF detector are 110 and 270 mrad, respectively, and the collection angle for EELS spectrum imaging is 57 mrad. For noise removal from the STEM-HAADF images and EELS maps, a commercially available software package using multivariate statistical analysis with weighted principle-component analysis for Digital Micrograph (HREM Research Inc.) and a script function written by Mitchell [33] are applied.

The microstructure of the multilayers revealed by these studies matches the design, and the heterostructures are



FIG. 2. HAADF STEM cross-sectional images at (a) lower magnification and (b) high magnification of the SrTiO₃ substrate, the LaAlO₃ and BaTiO₃ layers, and the Au capping layer, where a misfit dislocation in BaTiO₃ is indicated in (b). (c) ADF STEM image (left) and the respective background-subtracted unfiltered EELS elemental maps (Ba, green; La, red; Sr, blue; Ti, yellow) of the region underneath the gate electrode. The right image is a RGB overlay of the Ba, La, and Sr maps. The scale bar in the ADF image in (c) applies also for the EELS elemental maps.

found to be of high quality. The high-angle annular darkfield micrograph showing in a cross-sectional view an area underneath the gate of a FET (Fig. 2) reveals that the structure is well epitaxial. Because of the large lattice mismatch between LaAlO₃ and BaTiO₃ (>5%), misfit dislocations in BaTiO₃ associated with an extra atomic plane are frequently observed and accordingly reduce the lattice strain, consistent with previous work [29]. Atomiccolumn-resolved ADF and EELS spectrum images are presented in Fig. 2(c), displaying the atomic arrangement in greater detail, providing further robust evidence of the epitaxial growth of the BaTiO₃ (green) and LaAlO₃ (red) layers on the SrTiO₃ (blue).

Figure 3(a) provides an optical image of a chip. It contains arrays of several hundred FETs individually connected to bonding pads. All FETs of the chip have the same aspect



FIG. 3. (a) Photograph of a $10 \times 10 \text{ mm}^2$ -sized sample patterned by electron-beam lithography. It comprises several hundred FETs and further test devices. The gate lengths as designed vary from 50 nm to 5 μ m. (b) False-colored scanning electron microscopy image of a FET with 60-nm gate length and a sourcedrain distance of 600 nm. The 2DEL forms a rectangular region connecting the source and drain electrodes and is surrounded by insulating amorphous LaAlO₃. For all FETs on this chip, the aspect ratio of the gated area is the same ($W_G/L_G = 15$).

ratio of the gated area $W_G/L_G = 15$. To compensate for possible alignment offsets during the electron-beam lithography, for each gate length several sets of drain-source distances are implemented. Figure 3(b) shows a scanning electron microscopy image of a FET with a nominal gate length $L_G = 60$ nm ($W_G = 15 \times 60$ nm = 900 nm) and a drain-source distance of 600 nm.



FIG. 4. Drain-source transport characteristics of FETs representing three gate-length regimes: (a) long channel lengths $(L_G = 5 \ \mu m)$, (b) intermediate channel lengths $(L_G = 500 \ nm)$ with arising short-channel effects, and (c) short-channel-effectdominated length scales $(L_G = 60 \ nm)$. The data are taken in the dark and at room temperature.

IV. ELECTRONIC CHARACTERIZATION

The measurements are all performed at room temperature and in darkness to avoid photogenerated charge carriers. All voltages are applied with respect to the source contact connected to a ground. Two source-measure units are each used in two-wire mode to measure the device characteristics.

The output characteristics of devices with $L_G = 5 \ \mu m$, 500 nm, and 60 nm for various gate-source voltages are given in Fig. 4. In this device series, the gates' aspect ratio $(W_G/L_G = 15)$ is kept constant for all devices on the chip. The drain-source distance, however, is not scaled in the same manner due to lithographic constraints. Accordingly, higher resistances act in series to the gated part of the channel for smaller gate lengths. The devices' dimensions are given in Table I, together with their drain-source resistances at vanishing V_D and V_G . The transfer characteristics $I_D(V_G)$ of these devices are given in Fig. 5. With the change of the saturation behavior, $I_D(V_D)$ curvature, and threshold development, the characteristics show a clear long-channel to short-channel behavior transition of the FETs at $L_G \sim 1 \ \mu m$. The $L_G = 5 \ \mu m$ device characteristics [Fig. 4(a)] match the long-channel expectations well. Yet, it is likely that the finite slope in the saturation region is already caused by an onset of channel-length modulation. The threshold voltage of this device is $V_G = -1.5$ V, which matches well the threshold voltage of equivalent FETs that have gate lengths of several tens of microns [29]. As shown by Fig. 5 (right plot), the threshold voltage does not depend on V_D .

V. SHORT-CHANNEL EFFECTS

In contrast, the $I_D(V_D)$ characteristics of the $L_G = 500$ nm FETs [Fig. 4(b)] display a much larger slope in the saturation region and thereby clearly reveal channellength modulation. Interestingly, the characteristics still feature a soft transition from the linear region $[V_D \ll (V_G - V_{\text{th}})]$ to the saturation region $[V_D > (V_G - V_{\text{th}})]$. Unfortunately, the possible velocity saturation seems to be hidden by the nonsaturating behavior of the curves. The $I_D(V_D)$ characteristics measured with $V_G \leq -1.4$ V display an upturn at large V_D , which is a clear sign of

TABLE I. Device dimensions overview. The table gives the devices' gate lengths (L_G) , gate widths (W_G) , drain-source distances (d_{DS}) , and channel resistances (R_{DS}) at $V_G = 0$ and vanishing V_D . The values of R_{DS} are extracted from fits to the linear region of the $I_D(V_D)$ curves.

Device number	<i>L_G</i> (μm)	W _G (μm)	$d_{\rm DS}$ (μ m)	$R_{\rm DS} \ (V_G = 0, \ V_D = 0) $ (k\Omega)
1	0.06	0.9	0.6	18.5
2	0.5	7.5	1.5	9.0
3	5	75	6	3.1



FIG. 5. Transfer characteristics of the FETs for the three different gate-length regimes shown in Fig. 4. With decreasing gate length, the threshold voltage shifts to lower values and is increasingly dependent on the source-drain voltage. Additionally, the on-off ratio and subthreshold slope decrease. The dashed lines show the absolute value of the gate current. The data are taken in the dark and at room temperature.

drain-induced barrier lowering. $V_{\rm th}$ is shifted to $V_{\rm th} < -2$ V and is found to vary with V_D (Fig. 5, center panel). This behavior of $V_{\rm th}$ is consistent with the charge-sharing effect as known from conventional semiconductors. No numerical models are available, however, that would predict whether in complex oxides the charge-sharing effect does alter the characteristics in a comparable manner as known from devices built from canonical semiconductors. There is no reason to assume that the short-channel effects in these oxide FETs can simply be extrapolated from the behavior of standard semiconductors. Figure 4(c) gives the output characteristics for a device with $L_G = 60$ nm. Saturation is no longer present, and channel-length modulation is the dominating effect.

Drain-induced barrier lowering is clearly influencing the $I_D(V_D)$ characteristics for $V_G < -2.4$ V. The FET's transfer characteristics (Fig. 5, left panel) reveal that $V_{\rm th}$ has shifted to even lower values and is now strongly dependent on V_D . Because of channel-length modulation and drain-induced barrier lowering, the off currents of the $L_G = 60$ nm and $L_G = 500$ nm devices are about one order of magnitude higher than for the $L_G = 5 \ \mu$ m device.

The degradation of the on-state conductivity for decreasing gate lengths in Fig. 5 is attributed to the fact that the fractional length of the ungated channel is larger for devices with small gate lengths. The resulting resistance that is in series to the gated channel is higher, and the on-state currents are therefore diminished. Hence, the on-off ratio of the $L_G = 60$ nm FET (approximately 10^3) is much smaller than that of the $L_G = 5 \ \mu$ m device (approximately 10^6). Figure 5 shows the absolute value of the gate current $(|I_G|)$ as dashed lines. Gate currents are below 10^{-8} A at $V_G = -3$ V and $<10^{-7}$ A at -9 V (this corresponds to a gate field $E \sim 10$ MV/cm). We therefore conclude that the influence of I_G on our measurements is negligible.

The device characteristics tend to show drifts on time scales of weeks. These drifts, as well as the frequently observed hystereses (Fig. 4), are of interest for further studies. The hystereses are significantly smaller for samples that were kept for several hours or days in darkness. The hystereses of the transfer characteristic curves (Fig. 5) increase with decreasing gate length. While this effect needs further investigation, it is possibly caused by hot carrier creation due to the large electric fields generated along short channels. When scattered, some of these carriers are trapped by the gate stack or the substrate, causing hystereses in gate-voltage sweeps. In addition, the hystereses may be affected by incompletely quenched ferroelectric behavior of the BaTiO₃.

VI. CONCLUSIONS

These results provide evidence for the existence of shortchannel effects in complex-oxide FETs, predominantly comparable to those known from canonical semiconductors. For gate lengths below approximately 1 μ m, channel-length modulation, drain-induced barrier lowering, and charge sharing are found. The devices are characterized in addition by hysteretic effects usually not observed in semiconducting FETs. Notably, no microscopic model calculations of shortchannel effects are available for FETs fabricated from complex oxides. Methods for describing semiconductor physics are applicable only with considerable restrictions, as the electronic properties of the complex oxides differ fundamentally from those of conventional semiconductors. Here we mention, in particular, nonlinear susceptibilities and electronic correlations as well as possibly existing phase transitions of the electron systems. Experiments need to be performed and model calculations to be developed to understand the scaling behavior of complex-oxide fieldeffect devices at gate lengths below 50 nm, also to explore possible unconventional phenomena controlling the shortchannel effects in this class of materials. As in semiconductor devices, the short-channel effects will be relevant for possible applications of mesoscopic oxide field-effect transistors and, in particular, need to be considered in the circuit design of oxide devices.

ACKNOWLEDGMENTS

The authors gratefully acknowledge technical support by U. Waizmann, T. Reindl, and J. Weis and funding by the Deutsche Forschungsgemeinschaft (Leibniz). The research leading to these results has received funding from the European Union Seventh Framework Program [FP/2007-2013] under Grant Agreement No. 312483 (ESTEEM2).

- D. G. Schlom and J. Mannhart, Interface takes charge over Si, Nat. Mater. 10, 168 (2011).
- [2] H. Y. Hwang, Y. Iwasa, M. Kawasaki, B. Keimer, N. Nagaosa, and Y. Tokura, Emergent phenomena at oxide interfaces, Nat. Mater. 11, 103 (2012).
- [3] J. H. Ngai, F. J. Walker, and C. H. Ahn, Correlated oxide physics and electronics, Annu. Rev. Mater. Res. 44, 1 (2014).
- [4] Z. Yang, C. Ko, and S. Ramanathan, Oxide electronics utilizing ultrafast metal-insulator transitions, Annu. Rev. Mater. Res. 41, 337 (2011).
- [5] P. Zubko, S. Gariglio, M. Gabay, P. Ghosez, and J.-M. Triscone, Interface physics in complex oxide heterostructures, Annu. Rev. Condens. Matter Phys. 2, 141 (2011).
- [6] A. Ohtomo and H. Y. Hwang, A high-mobility electron gas at the LaAlO₃/SrTiO₃ heterointerface, Nature (London) 427, 423 (2004).
- [7] S. Thiel, G. Hammerl, A. Schmehl, C. W. Schneider, and J. Mannhart, Tunable quasi-two-dimensional electron gases in oxide heterostructures, Science **313**, 1942 (2006).
- [8] A. D. Caviglia, S. Gariglio, N. Reyren, D. Jaccard, T. Schneider, M. Gabay, S. Thiel, G. Hammerl, J. Mannhart, and J.-M. Triscone, Electric field control of the LaAlO₃/SrTiO₃ interface ground state, Nature (London) **456**, 624 (2008).
- [9] M. Breitschaft, V. Tinkl, N. Pavlenko, S. Paetel, C. Richter, J. R. Kirtley, Y. C. Liao, G. Hammerl, V. Eyert, T. Kopp, and J. Mannhart, Two-dimensional electron liquid state at LaAlO₃-SrTiO₃ interfaces, Phys. Rev. B **81**, 153414 (2010).
- [10] C. Cen, S. Thiel, G. Hammerl, C. W. Schneider, K. E. Andersen, C. S. Hellberg, J. Mannhart, and J. Levy, Nanoscale control of an interfacial metal–insulator transition at room temperature, Nat. Mater. 7, 298 (2008).
- [11] C. Cen, S. Thiel, J. Mannhart, and J. Levy, Oxide nanoelectronics on demand, Science 323, 1026 (2009).
- [12] M. Huang, G. Jnawali, J.-F. Hsu, S. Dhingra, H. Lee, S. Ryu, F. Bi, F. Ghahari, J. Ravichandran, L. Chen, P. Kim, C.-B. Eom, B. D'Urso, P. Irvin, and J. Levy, Electric field effects in graphene/LaAlO₃/SrTiO₃ heterostructures and nanostructures, APL Mater. **3**, 062502 (2015).
- [13] G. Cheng, M. Tomczyk, S. Lu, J. P. Veazey, M. Huang, P. Irvin, S. Ryu, H. Lee, C.-B. Eom, C. S. Hellberg, and J. Levy, Electron pairing without superconductivity, Nature (London) **521**, 196 (2015).
- [14] D. F. Bogorin, P. Irvin, C. Cen, and J. Levy, in *Multifunctional Oxide Heterostructures*, 1st ed. (Oxford University Press, New York, 2012), Chap. 13.
- [15] C. W. Schneider, S. Thiel, G. Hammerl, C. Richter, and J. Mannhart, Microlithography of electron gases formed at interfaces in oxide heterostructures, Appl. Phys. Lett. 89, 122101 (2006).
- [16] N. Banerjee, M. Huijben, G. Koster, and G. Rijnders, Direct patterning of functional interfaces in oxide heterostructures, Appl. Phys. Lett. **100**, 041601 (2012).
- [17] P. P. Aurino, A. Kalabukhov, N. Tuzla, E. Olsson, T. Claeson, and D. Winkler, Nano-patterning of the electron gas at the LaAlO₃/SrTiO₃ interface using low-energy ion beam irradiation, Appl. Phys. Lett. **102**, 201610 (2013).

- [18] S. Mathew, A. Annadi, T. K. Chan, T. C. Asmara, D. Zhan, X. R. Wang, S. Azimi, Z. Shen, A. Rusydi, Ariando, M. B. H. Breese, and T. Venkatesan, Tuning the interface conductivity of LaAlO₃/SrTiO₃ using ion beams: Implications for patterning, ACS Nano 7, 10572 (2013).
- [19] S. Goswami, E. Mulazimoglu, L. M. K. Vandersypen, and A. D. Caviglia, Nanoscale electrostatic control of oxide interfaces, Nano Lett. 15, 2627 (2015).
- [20] A. Ron, E. Maniv, D. Graf, J.-H. Park, and Y. Dagan, Anomalous Magnetic Ground State in an LaAlO₃/SrTiO₃ Interface Probed by Transport through Nanowires, Phys. Rev. Lett. **113**, 216801 (2014).
- [21] B. Förg, C. Richter, and J. Mannhart, Field-effect devices utilizing LaAlO₃-SrTiO₃ interfaces, Appl. Phys. Lett. **100**, 053506 (2012).
- [22] Q. Liu, Lin Dong, Y. Liu, R. Gordon, P. D. Ye, P. Fay, and A. Seabaugh, Frequency response of LaAlO₃/SrTiO₃ all-oxide field-effect transistors, Solid State Electron. **76**, 1 (2012).
- [23] M. Hosoda, Y. Hikita, H. Y. Hwang, and C. Bell, Transistor operation and mobility enhancement in top-gated LaAlO₃/SrTiO₃ heterostructures, Appl. Phys. Lett. **103**, 103507 (2013).
- [24] P.D. Eerkes, W.G. van der Wiel, and H. Hilgenkamp, Modulation of conductance and superconductivity by topgating in LaAlO₃/SrTiO₃ 2-dimensional electron systems, Appl. Phys. Lett. **103**, 201603 (2013).
- [25] V. V. Bal, M. M. Mehta, S. Ryu, H. Lee, C. M. Folkman, C.-B. Eom, and V. Chandrasekhar, Evidence of Josephson junction behavior in top-gated LaAlO₃-SrTiO₃, arXiv:1407.5939.
- [26] W. Liu, S. Gariglio, A. Fête, D. Li, M. Boselli, D. Stornaiuolo, and J.-M. Triscone, Magneto-transport study of top- and back-gated LaAlO₃/SrTiO₃ heterostructures, APL Mater. **3**, 062805 (2015).
- [27] S. Hurand, A. Jouan, C. Feuillet-Palma, G. Singh, J. Biscaras, E. Lesne, N. Reyren, A. Barthélémy, M. Bibes, J. E. Villegas, C. Ulysse, X. Lafosse, M. Pannetier-Lecoeur, S. Caprara, M. Grilli, J. Lesueur, and N. Bergeal, Field-effect control of superconductivity and Rashba spin-orbit coupling in top-gated LaAlO₃/SrTiO₃ devices, Sci. Rep. 5, 12751 (2015).
- [28] D. Stornaiuolo, S. Gariglio, A. Fête, M. Gabay, D. Li, D. Massarotti, and J.-M. Triscone, Weak localization and spinorbit interaction in side-gate field effect devices at the LaAlO₃/SrTiO₃ interface, Phys. Rev. B **90**, 235426 (2014).
- [29] R. Jany, C. Richter, C. Woltmann, G. Pfanzelt, B. Förg, M. Rommel, T. Reindl, U. Waizmann, J. Weis, J. A. Mundy, D. A. Muller, H. Boschker, and J. Mannhart, Monolithically integrated circuits from functional oxides, Adv. Mater. Interfaces 1, 1300031 (2014).
- [30] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*, 2nd ed. (Cambridge University Press, Cambridge, England, 2009), Chap. 3.2.1.1.
- [31] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. (Wiley, Hoboken, NJ, 2006), Chap. 6.2.2.
- [32] J. Mannhart and D. G. Schlom, Oxide interfaces—An opportunity for electronics, Science 327, 1607 (2010).
- [33] http://www.dmscripting.com/.