

Effect of the Degree of the Gate-Dielectric Surface Roughness on the Performance of Bottom-Gate Organic Thin-Film Transistors

Michael Geiger,* Rachana Acharya, Eric Reutter, Thomas Ferschke, Ute Zschieschang, Jürgen Weis, Jens Pflaum, Hagen Klauk,* and Ralf Thomas Weitz

In organic thin-film transistors (TFTs) fabricated in the inverted (bottom-gate) device structure, the surface roughness of the gate dielectric onto which the organic-semiconductor layer is deposited is expected to have a significant effect on the TFT characteristics. To quantitatively evaluate this effect, a method to tune the surface roughness of a gate dielectric consisting of a thin layer of aluminum oxide and an alkylphosphonic acid self-assembled monolayer over a wide range by controlling a single process parameter, namely the substrate temperature during the deposition of the aluminum gate electrodes, is developed. All other process parameters remain constant in the experiments, so that any differences observed in the TFT performance can be confidently ascribed to effects related to the difference in the gate-dielectric surface roughness. It is found that an increase in surface roughness leads to a significant decrease in the effective charge-carrier mobility and an increase in the subthreshold swing. It is shown that a larger gate-dielectric surface roughness leads to a larger density of grain boundaries in the semiconductor layer, which in turn produces a larger density of localized trap states in the semiconductor.

The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/admi.201902145.

© 2020 The Authors. Published by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim. This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

DOI: 10.1002/admi.201902145

1. Introduction

Organic thin-film transistors (TFTs) are promising devices to be employed in future flexible, large-area electronics applications, such as active-matrix displays and sensor arrays.^[1–3] The possibility to deposit organic semiconductors at relatively low temperatures makes it possible to fabricate organic TFTs on unconventional substrate materials, such as glass,^[4,5] plastic foils,^[6–8] textiles,^[9] or paper.^[10,11] The use of these substrate materials offers opportunities for a variety of novel applications, but they are usually characterized by a larger surface roughness than conventional substrate materials, and this can have detrimental effects on the performance of the devices.[12-26]

In this work we study the impact of the surface roughness of the gate dielectric

on the electrical performance of bottom-gate organic TFTs. As model organic semiconductor, we employ the small-molecule semiconductor dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT^[27]), since its unique combination of electrical performance and long-term stability makes it ideally suited for this investigation.^[28–31]

Since the current-voltage characteristics of organic TFTs depend on various parameters other than the surface roughness,^[32,33] it is important that the only parameter we vary in our experiments is the surface roughness, as simultaneous changes in other parameters might obscure the effect we intend to investigate. All TFTs were thus fabricated using the same materials, the same layer thicknesses, and the same process conditions, with one exception, namely the substrate temperature during the deposition of the aluminum gate electrodes (in order to analyze the impact of the surface roughness) or the substrate temperature during the deposition of the organic semiconducting layer (in order to disentangle the relations between the surface roughness of the gate dielectric, the grain density of the semiconductor layer, and the density of trap states in the organic-semiconductor layer). By varying the substrate temperature during the aluminum deposition we are able to tune the surface roughness of the gate electrode and thereby the surface roughness of the gate dielectric over approximately one order of magnitude without having to change any other process parameters, so that any differences observed in the TFT

performance can be safely ascribed to differences in the gatedielectric surface roughness. By varying the substrate temperature during the DNTT deposition we can control the density of grain boundaries in the DNTT layer independent of the gatedielectric surface roughness.

2. Results and Discussion

DVANCED

www.advancedsciencenews.com

2.1. Gate-Dielectric Surface Roughness

To fabricate TFTs with different degrees of gate-dielectric surface roughness, we prepared a set of eight substrates in which we modified the surface roughness of the aluminum gate electrodes by controlling the substrate temperature during the aluminum deposition. The surface of the aluminum was then oxidized by brief exposure to an oxygen plasma, and the resulting aluminum oxide layer (AlO_x) was then covered with an alkylphosphonic acid selfassembled monolayer (SAM). Due to the fact that the formation of these layers proceeds in a conformal manner, the surface roughness of the aluminum translates directly into the surface roughness of the AlOx/SAM gate dielectric, as will be shown. A schematic cross section of the TFTs and the chemical structures of *n*-tetradecylphosphonic acid and DNTT are shown in Figure 1. The composition of the AlO_X in the gate dielectric is discussed in Section S1, Supporting Information.



Figure 1. Schematic cross-section of the organic TFTs and chemical structures of *n*-tetradecylphosphonic acid for the gate-dielectric SAM and the organic semiconductor dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT).

Using atomic force microscopy (AFM), we measured the surface roughness of the aluminum gate electrodes and of the AlO_X/SAM gate dielectrics. **Figure 2**a–c shows AFM images of AlO_X/SAM gate dielectrics fabricated on aluminum gate electrodes deposited at substrate temperatures of 20, 70, and 110 °C. As can be seen, the substrate temperature during the deposition of the aluminum gate electrodes has a significant influence on the morphology of the aluminum films and hence on their root-mean-square surface roughness *R*_{RMS}. With increasing substrate temperature, both the lateral aluminum grain size and the surface roughness increase. In Figure 2d, the measured surface roughness is plotted as a function of the



Figure 2. a-c) AFM images of AlO_X/SAM gate dielectrics fabricated on aluminum gate electrodes deposited at substrate temperatures of 20, 70, and 110 °C. d) Root-mean-square surface roughness of aluminum gate electrodes (gray symbols) and AlO_X/SAM gate dielectrics (blue symbols) plotted as a function of the substrate temperature during the aluminum deposition. A higher substrate temperature results in a larger surface roughness of the aluminum which translates directly into a larger gate-dielectric surface roughness. e-g) AFM images of DNTT films deposited onto the gate dielectrics shown in panels (a)–(c) at a substrate temperature of 60 °C. A larger surface roughness of the gate dielectric leads to a terrace structure of strongly reduced terrace size in the DNTT films and a larger grain density. The tall, elongated features seen in the AFM images are crystalline structures with a height of several tens of nanometers that form spontaneously during the organic-semiconductor deposition.^[45] h) Grain densities of the aluminum gate electrodes and of the DNTT films plotted as a function of the surface roughness of the gate dielectric. The grain density was determined using the Watershed Algorithm implemented in the AFM analysis software Gwyddion.



Figure 3. a) Effective charge-carrier mobility extracted in the linear regime of operation and subthreshold swing of the DNTT TFTs plotted as function of the surface roughness of the gate dielectric. b) Density of trap states (trap DOS) in the organic semiconductor plotted as function of the energy above the valence-band energy E_V . The inset shows the value of the trap DOS at an energy of 0.25 eV above the valence-band energy as a function of the surface roughness of the gate dielectric as well as the interface trap density, N_{it} , calculated from the subthreshold swing.

substrate temperature during the aluminum deposition for the complete set of substrates. The gray and blue data points represent the surface roughness R_{RMS} of the aluminum gate electrodes and of the AlOx/SAM gate dielectrics, respectively. As can be seen, the surface roughness of the gate dielectric is essentially identical to that of the aluminum gate electrode on which the gate dielectric is fabricated, which confirms that the formation of the AlO_x/SAM gate dielectric occurs in a correlated manner. The surface roughness of the gate electrodes and the gate dielectric increases monotonically from 0.9 to 9.2 nm as the substrate temperature during the aluminum deposition is increased from 20 to 200 °C. A similar relation between the surface roughness of aluminum films and the temperature during the aluminum deposition was previously reported by Z. Li et al. during the deposition of significantly thicker aluminum films by electron-beam evaporation for the fabrication of high-quality Echelle gratings.^[34]

The observed dependence of the surface roughness of the aluminum films on the substrate temperature during the aluminum deposition can be explained by considering the processes of nucleation and coalescence of the aluminum atoms on the substrate surface. During deposition, the aluminum adatoms rapidly reach thermal equilibrium with the surface, diffuse on the surface, and interact to form immobile polyatomic clusters which will act as seeds for the subsequent formation of the aluminum grains.^[35,36] A higher substrate temperature enhances the surface diffusion of the adatoms, which results in the requirement for a larger critical size of the stable nuclei, resulting in a larger surface roughness.^[34,37,38] The plasma-generated aluminum oxide layer and the alkylphosphonic acid SAM follow the surface topology of the aluminum films, as is evident from the correlated surface roughness seen in Figure 2d. With this simple approach, the surface roughness can be tuned continuously over approximately an order of magnitude without the need to vary any other process parameters. In particular, it is not necessary to use different materials or to perform any post-process modifications to any of the layers in order to produce different degrees of surface roughness, which is an important benefit, because such modifications might affect the TFT performance in other ways and thereby obscure the surface-roughness effect of interest.

2.2. Electrical TFT Characteristics and Trap-State Density

On each substrate, DNTT TFTs with the same dimensions were fabricated. Their transfer and output characteristics are shown in Figures S2 and S3, Supporting Information. The extracted effective charge-carrier mobilities and subthreshold swings are summarized in Figure 3a. With increasing surface roughness, the effective mobility decreases substantially from (3.3 \pm 0.8)cm^2 V^{-1} s^{-1} on the smoothest substrate to (0.05 ± 0.01) cm² V⁻¹ s⁻¹ on the roughest substrate. The subthreshold swing increases from (79 ± 3) mV dec⁻¹ on the smoothest substrate to (320 ± 21) mV dec⁻¹ on the roughest substrate. We have applied the extended Grünewald method to extract the density of trap states (trap DOS) in the organicsemiconductor layer from the measured transfer curves of the TFTs in the linear regime of operation.^[39] We were able to apply this method only to the TFTs on the five smoothest substrates, since the TFTs on the three rougher substrates do not meet the criteria for a meaningful extraction of the trap DOS from the transfer curves of the TFTs. The results are summarized in Figure 3b where the trap DOS in the semiconductor is plotted as a function of the energy relative to the valence-band edge for the five smoothest substrates. The characteristic decay of the trap DOS into the band gap is in agreement with other reports on vacuum-deposited films of the organic semiconductor DNTT.^[40,41] The results in Figure 3b show a clear correlation between the surface roughness of the gate dielectric and the density of trap states in the organic semiconductor layer. Figure 4 illustrates the general view of how the roughness of the underlying surface (in this case of the gate dielectric) affects the growth and morphology of the organic semiconductor layer by increasing the degree of structural disorder.





Figure 4. A rough gate electrode correlates with a rough gate dielectric and introduces structural distortion in the semiconductor film. This structural distortion, represented mainly by grain boundaries and their density, leads to the formation of transport barriers and trap states that have a detrimental effect on the electric characteristics of the TFTs.

2.3. Organic-Semiconductor Morphology

As initially proposed by Anderson, among the factors that can cause the localization of charge carriers in a semiconductor is structural disorder.^[42] In organic semiconductors, intermolecular interactions are comparatively weak and the transfer integrals are typically small and susceptible to small differences in molecular position or orientation, so these materials are especially prone to the formation of trap states due to structural disorder. One manifestation of the degree of structural disorder in organic semiconductors is the density of grain boundaries. The influence of the gate-dielectric surface roughness on the thin-film morphology and the grain density of the vacuumdeposited DNTT films can be seen in Figure 2e-g: Depositing the DNTT onto a smooth gate dielectric leads to a step-flow growth and thus to an extended terrace-like structure, which is the structure typically reported for many small-molecule organic semiconductors deposited by vacuum sublimation,^[43–45] whereas a rough gate dielectric hinders this growth mode and thus induces less extended terrace-like structures correlated with a larger density of smaller domains. This trend is in agreement with observations reported previously for other smallmolecule organic semiconductors, such as pentacene, and can be ascribed to a smaller diffusion length of the molecules when deposited onto a rougher surface.^[46] The larger grain density in the semiconductor layer observed on rougher surfaces corresponds to a larger density of grain boundaries. In organic semiconductors, grain boundaries are the most important type of structural defect at the micrometer and sub-micrometer length scale. Energy barriers emerging at the grain boundaries and trap states located there are often reported to be a major obstacle for efficient charge transport.^[47-51] We have also observed that the effective charge-carrier mobility and the subthreshold swing correlate with the density of grain boundaries imaged by



AFM, but it should be noted that AFM reveals only the surface of the organic semiconductor layer, whereas the charge transport occurs mainly in the first molecular monolayer near the interface to the gate dielectric, that is, at a depth that cannot be probed directly by AFM and where structural or chemical inhomogeneities on smaller length scales affecting the charge transport might exist. Due to the weak van der Waals bonding, organic semiconductors are susceptible to imperfect molecular packing and local defects.^[52] It has been calculated that even in macroscopically ordered regions of an organic-semiconductor film, local defects induced along the less strongly bound molecular gliding planes lead to the formation of shallow trap states that significantly impede charge transport.^[53–56]

In order to disentangle the influence of the density of grain boundaries in the semiconductor layer on the TFT characteristics from the influence of other types of structural disorder, we fabricated a second set of substrates in which we tuned the grain density in the DNTT layer independently of the surface roughness of the gate dielectric. All four substrates in this series were fabricated at the same substrate temperature during the aluminum deposition (20 °C), so that all substrates have the same small gate-dielectric surface roughness. During the DNTT deposition, the substrate was held at a temperature of 20, 40, 60, or 80 °C in order to obtain a different grain density on each substrate. As can be seen in Figure 5a, the influence of the substrate temperature during the DNTT deposition on the grain density is quite similar to that of the surface roughness of the gate dielectric. By comparing the electrical characteristics of the TFTs from the first set of substrates (for which the grain density was tuned indirectly by manipulating the surface roughness of the gate dielectric) with those from the second set of substrates (for which the grain density was tuned directly by adjusting the substrate temperature during the DNTT deposition), the importance of the density of grain boundaries relative to other types of disorder induced, for instance, by the gate-dielectric surface roughness can be analyzed in more detail. As seen in Figure 5b,c, the trends and absolute values of the effective mobility and of the subthreshold swing coincide remarkably well for both sets of substrates. We also applied the extended Grünewald method to the TFTs from the second set of substrates to extract the trap DOS. Figure 5d shows that the relation between the grain density and the trap DOS is very similar for the two sets of substrates. These results suggest that the grain boundaries are indeed the most important type of structural defect in DNTT films, regardless of whether they are induced by the surface roughness of the gate dielectric or by the substrate temperature during the DNTT deposition. Contributions by other types of structural imperfections cannot be ruled out, but appear to be less significant.

To quantify the influence of the gate-dielectric surface roughness on the microstructure of the DNTT films in more detail and, complementary to the local AFM analysis, in an integral manner, we have performed X-ray diffraction (XRD) measurements on DNTT films deposited onto AlO_X/SAM gate dielectrics with a surface roughness of 1.0, 2.2, 4.9, and 7.0 nm, respectively. The results are shown in **Figure 6**; Figure S8, Supporting Information. The first-order Bragg peak is located at a reciprocal scattering length of 0.385\AA^{-1} , which is in agreement with the value expected for DNTT and its (001) out-of-plane

SCIENCE NEWS _____ www.advancedsciencenews.com

DVANCED





Figure 5. a) Grain densities of DNTT films plotted as a function of the roughness of the gate dielectric and as a function of the substrate temperature during the DNTT deposition. b) Effective carrier mobility and c) subthreshold swing of the TFTs of the two sets of substrates in which the grain density of DNTT was tuned by two different methods. d) Trap DOS at an energy of 0.25 eV above the valence-band edge, determined by the extended Grünewald method. The increase of the trap-state density with increasing grain density is analogous for both sets of substrates.

lattice spacing of 16.19Å.^[57] With increasing gate-dielectric surface roughness, the absolute intensity of the first-order Bragg peak decreases monotonically. In order to analyze the influence of the gate-dielectric surface roughness on the angular orientation of the DNTT domains within the DNTT layer, we have evaluated rocking scans of the first-order Bragg reflections. As seen in Figure S8 the rocking scans reveal a sharp specular Bragg intensity at their center and a broad superimposed background originating from diffusive scattering by structural imperfections.^[58] The rocking width of the specular Bragg component in the rocking scan is typically associated with the average tilting of the crystalline grains towards the outof-plane direction, known as mosaicity spread.^[57] Hardly any difference in the rocking width of the Bragg peaks is observed in our measurements, suggesting that the surface roughness of the gate dielectric has no measurable influence on the tilting angle of the grains in the vacuum-deposited DNTT layers, which means that the mosaicity spread has no measurable effects on the charge-transport properties. Likewise, there is essentially no variance in the intensity ratio between the area under the Bragg peak and the area under the total spectrum, which suggests that the degree of structural disorder within the

grains is not significantly affected by the gate-dielectric surface roughness.^[59,60] In summary, the XRD analysis confirms independently that the surface roughness of the gate dielectric does not have a significant impact on the internal morphology of the DNTT grains, which suggests that the TFT characteristics are determined exclusively by the density of grain boundaries along the lateral transport channels within the DNTT layers.

3. Conclusion

In this study we investigated the relation between the surface roughness of the gate dielectric and the electrical characteristics of bottom-gate organic TFTs based on the small-molecule semiconductor DNTT. By controlling the substrate temperature during the deposition of the aluminum gate electrodes, we were able to systematically vary the degree of surface roughness of the gate dielectric over approximately one order of magnitude. We found that the effective charge-carrier mobility decreases and the subthreshold swing increases significantly with increasing surface roughness. We reported a correlation between the gate-dielectric surface roughness and the





Figure 6. XRD intensities for DNTT films deposited onto gate dielectrics with different surface roughness. The curves are displaced with respect to each other for sake of clarity. The XRD signal from the DNTT film deposited onto the smoothest gate dielectric shows Kiessig oscillations up to high momentum values, which indicates that this DNTT film has a very homogeneous thickness related to the extremely small correlated interface roughness. With increasing roughness the Kiessig fringes are rapidly damped. The (001) Bragg peaks are located at a reciprocal scattering length of 0.385\AA^{-1} .

experimentally measured trap density of states in the organic semiconductor. This analysis indicates that grain boundaries, induced by the surface roughness of the gate dielectric, severely hinder charge transport in the organic-semiconductor layer. Our results emphasize the importance of a small surface roughness of the gate dielectric for bottom-gate organic TFTs.

4. Experimental Section

Sample Fabrication: All TFTs were fabricated on doped silicon wafers in the inverted staggered (bottom-gate, top-contact) device structure. As the gate electrode, a 30-nm-thick layer of aluminum was deposited by thermal evaporation in vacuum using a deposition rate of 1.8 nm $\ensuremath{\text{s}}^{-1}$. The nominal thickness of the metal and organic-semiconductor layers was monitored using a quartz crystal microbalance. For the first part of this study, we fabricated a set of eight substrates in which we tuned the surface roughness of the gate dielectric by performing the aluminum deposition at different substrate temperatures. For this purpose, the substrate was held at a constant temperature T_{sub} of 20, 50, 70, 90, 110, 150, 170, or 200 °C during the aluminum deposition. One substrate was fabricated for each of these eight different substrate temperatures. (In addition, one substrate was prepared on which the aluminum was deposited at a substrate temperature of -24 °C. However, this deposition required the use of a different evaporation system in which the deposition rate is limited to 1Å s⁻¹. At this smaller deposition rate, the aluminum surface roughness is significantly larger.) The aluminum gate electrodes were not patterned. The aluminum surface was briefly exposed to an oxygen plasma to increase the thickness of the native AlO_X layer to 3.6 nm.^[61,62] The substrates were then immersed into a 2-propanol solution of *n*-tetradecylphosphonic acid to form a SAM with a thickness of 1.7 nm. The hybrid AIO_X/SAM gate dielectric has a total thickness of 5.3 nm and a unit-area capacitance of 0.7 μF cm^{-2}. Subsequently, a 25-nm-thick layer of the small-molecule semiconductor dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT; Sigma Aldrich)



was deposited by thermal sublimation in vacuum using a deposition rate of 0.03 nm s⁻¹. For the eight substrates employed in the first part of this study, the substrate was held at a constant temperature of 60 °C during the DNTT deposition. For the second part of this study, we fabricated a set of four substrates in which we tuned the microstructure of the DNTT layer by performing the DNTT deposition at different substrate temperatures. On these four substrates, the deposition of the aluminum gate electrodes was performed with a constant substrate temperature of 20 °C in order to obtain the same surface roughness for all four substrates, but during the DNTT deposition, the substrate was held at a temperature of 20, 40, 60, or 80 °C. The final process step for all substrates was the deposition of a 30-nm-thick layer of gold through a polyimide shadow mask (CADiLAC Laser, Hilpoltstein, Germany) to define the source and drain contacts on the surface of the organicsemiconductor layer. The gold was deposited with a rate of 0.03 nm $\ensuremath{\text{s}}^{-1}$. All TFTs had a channel length of 100 µm and a channel width of 200 μ m. The vacuum depositions were performed at a base pressure of 10⁻⁶ mbar.

Sample Characterization: AFM was performed using a Bruker Dimension Icon system in tapping mode in ambient air. The XRD measurements were carried out with a Seifert/General Electric XRD 3003 T/T diffractometer using monochromatic Cu-K α_1 radiation with a wavelength of 1.5406 Å. The electrical measurements were performed in ambient air at room temperature using a manual probe station and an Agilent 4156C Semiconductor Parameter Analyzer. The transfer characteristics of the TFTs were measured at a drain-source voltage of -0.1 V and by sweeping the gate-source voltage in steps of -50 mV. The effective charge-carrier mobility was calculated by fitting the following equation to the measured transfer curves:

$$\mu_{\rm eff} = \frac{L}{WC_{\rm diel}V_{\rm DS}} \frac{\partial I_{\rm D}}{\partial V_{\rm GS}} \tag{1}$$

where *L* is the channel length, *W* the channel width, C_{diel} the unit-area capacitance of the gate dielectric, V_{DS} the drain-source voltage, I_D the drain current, and V_{CS} the gate-source voltage. The subthreshold swing was calculated by fitting the following equation to the subthreshold region of the measured transfer curve:

$$S = \frac{\partial V_{GS}}{\partial (\log_{10}(I_D))}$$
(2)

The measured subthreshold swing can be used to estimate the trap density at the semiconductor/dielectric interface $^{\rm [63]}\!\!\!:$

$$N_{\rm it} = \frac{C_{\rm diel}}{e^2} \left[\frac{eS}{k_{\rm B} T \ln(10)} \right] \tag{3}$$

where e is the elementary charge, ${\cal T}$ the temperature and $k_{\rm B}$ the Boltzmann constant.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This work was partially funded by the German Research Foundation (DFG) under the grants KL 2223/6-1 and KL 2223/6-2 (SPP FFlexCom), KL 2223/7-1, PF 385/11-1, and INST 35/1429-1 (SFB 1249). Funding by the Bavarian State Ministry for Science and the Arts within the collaborative research network "Solar Technologies go Hybrid" (SolTech) is appreciated. The measurement software "SweepMe!" was used for the electrical characterization of the organic transistors (https://sweep-me.net/).

1902145 (6 of 8)

ADVANCED SCIENCE NEWS

www.advancedsciencenews.com

Conflict of Interest

The authors declare no conflict of interest.

Keywords

grain boundaries, organic thin-film transistors, surface roughness

Received: December 18, 2019

Revised: February 10, 2020

Published online: March 29, 2020

- [1] S. R. Forrest, M. E. Thompson, Chem. Rev. 2007, 107, 923.
- [2] X. Ren, K. Pei, B. Peng, Z. Zhang, Z. Wang, X. Wang, P. K. Chan, Adv. Mater. 2016, 28, 4832.
- [3] J. S. Kim, C. K. Song, Org. Electron. 2016, 30, 45.
- [4] H. E. Huitema, G. H. Gelinck, J. B. Van Der Putten, K. E. Kuijk, C. M. Hart, E. Cantatore, D. M. De Leeuw, *Adv. Mater.* **2002**, *14*, 1201.
- [5] T. Zaki, F. Ante, U. Zschieschang, J. Butschke, F. Letzkus, H. Richter, H. Klauk, J. N. Burghartz, *IEEE J. Solid-State Circuits* **2012**, *47*, 292.
- [6] S. Steudel, K. Myny, S. Schols, P. Vicca, S. Smout, A. Tripathi, B. Van Der Putten, J. L. Van Der Steen, M. Van Neer, F. Schütze, O. R. Hild, E. Van Veenendaal, P. Van Lieshout, M. Van Mil, J. Genoe, G. Gelinck, P. Heremans, Org. Electron. 2012, 13, 1729.
- [7] H. T. Yi, M. M. Payne, J. E. Anthony, V. Podzorov, Nat. Comm. 2012, 3, 1257.
- [8] J. A. Rogers, T. Someya, Y. Huang, Science 2010, 327, 1603.
- [9] K. Cherenack, L. Van Pieterson, J. Appl. Phys. 2012, 112, 091301.
- [10] B. Peng, P. K. L. Chan, Org. Electron. 2014, 15, 203.
- [11] U. Zschieschang, H. Klauk, Org. Electron. 2015, 25, 340.
- [12] S. S. Chang, A. B. Rodríguez, A. M. Higgins, C. Liu, M. Geoghegan, H. Sirringhaus, F. Cousin, R. M. Dalgleish, Y. Deng, *Soft Matter* 2008, 4, 2220.
- [13] D. Choi, T. K. An, Y. J. Kim, D. S. Chung, S. H. Kim, C. E. Park, Org. Electron. 2014, 15, 1299.
- [14] M. Li, C. An, T. Marszalek, M. Baumgarten, K. Müllen, W. Pisula, *Adv. Mater.* 2016, 28, 2245.
- [15] S. Lee, F. Li, A. Nathan, IEEE J. Electron Devices 2018, 6, 653.
- [16] M. L. Chabinyc, R. Lujan, F. Endicott, M. F. Toney, I. McCulloch, M. Heeney, Appl. Phys. Lett. 2007, 90, 88.
- [17] Y. Jung, R. Joseph Kline, D. A. Fischer, R. J. Kline, M. Heeney, L. McCulloch, D. M. DeLongchamp, *Adv. Func. Mater.* 2008, 18, 742.
- [18] S. E. Fritz, T. W. Kelley, C. D. Frisbie, J. Phys. Chem. B 2005, 109, 10574.
- [19] G. Lin, Q. Wang, L. Peng, M. Wang, H. Lu, G. Zhang, G. Lv, L. Qiu, J. Phys. D: Appl. Phys. 2015, 48, 105103.
- [20] A. A. Boampong, J. H. Lee, M. H. Kim, J. Nanosci. Nanotechnol. 2018, 18, 7132.
- [21] K. Shin, S. Y. Yang, C. Yang, H. Jeon, C. E. Park, Org. Electron. 2007, 8, 336.
- [22] S. Steudel, S. De Vusser, S. De Jonge, D. Janssen, S. Verlaak, J. Genoe, P. Heremans, Appl. Phys. Lett. 2004, 85, 4400.
- [23] D. Knipp, R. A. Street, A. R. Völkel, Appl. Phys. Lett. 2003, 82, 3907.
- [24] K. Suemori, S. Uemura, M. Yoshida, S. Hoshino, N. Takada, T. Kodzasa, T. Kamata, Appl. Phys. Lett. 2008, 93, 1.
- [25] P. S. Jo, J. Sung, C. Park, E. Kim, D. Y. Ryu, S. Pyo, H. C. Kim, J. M. Hong, Adv. Func. Mater. 2008, 18, 1202.



- [26] D. Knipp, R. A. Street, B. Krusor, R. Apte, J. Ho, J. Non-Cryst. Solids 2002, 299-302, 1042.
- [27] T. Yamamoto, K. Takimiya, J. Am. Chem. Soc. 2007, 129, 2224.
- [28] K. Takimiya, S. Shinamura, I. Osaka, E. Miyazaki, Adv. Mater. 2011, 23, 4347.
- [29] U. Zschieschang, J. W. Borchert, M. Geiger, F. Letzkus, J. N. Burghartz, H. Klauk, Org. Electron. 2018, 61, 65.
- [30] U. Zschieschang, F. Ante, D. Kälblein, T. Yamamoto, K. Takimiya, H. Kuwabara, M. Ikeda, T. Sekitani, T. Someya, J. B. Nimoth, H. Klauk, Org. Electron. 2011, 12, 1370.
- [31] Y. Fujisaki, Y. Nakajima, T. Takei, H. Fukagawa, T. Yamamoto, H. Fujikake, *IEEE Trans. Electron Devices* **2012**, *59*, 3442.
- [32] R. Acharya, B. Peng, P. K. L. Chan, G. Schmitz, H. Klauk, ACS Appl. Mater. Interfaces 2019, 11, 27104.
- [33] P. J. Diemer, Z. A. Lamport, Y. Mei, J. W. Ward, K. P. Goetz, W. Li, M. M. Payne, M. Guthold, J. E. Anthony, O. D. Jurchescu, *Appl. Phys. Lett.* **2015**, *107*, 103303.
- [34] Z. Li, J. Gao, H. Yang, T. Wang, X. Wang, Opt. Expresss 2015, 23, 23738.
- [35] N. G. Semaltianos, E. G. Wilson, Thin Solid Films 2000, 366, 111.
- [36] D. Smith, Thin-Film Deposition: Principles and Practice, McGraw-Hill Education, New York 1995.
- [37] N. G. Semaltianos, Appl. Surf. Sci. 2001, 183, 223.
- [38] S. Fritz, L. Radtke, R. Schneider, M. Weides, D. Gerthsen, J. Appl. Phys. 2019, 125, 165301.
- [39] M. Geiger, L. Schwarz, U. Zschieschang, D. Manske, J. Pflaum, J. Weis, H. Klauk, R. T. Weitz, Phys. Rev. Appl. 2018, 10, 044023.
- [40] N. K. Za'aba, J. J. Morrison, D. M. Taylor, Org. Electron. 2017, 45, 174.
- [41] S. Yogev, R. Matsubara, M. Nakamura, U. Zschieschang, H. Klauk, Y. Rosenwaks, Phys. Rev. Lett. 2013, 110, 036803.
- [42] P. W. Anderson, Phys. Rev. 1958, 109, 1492.
- [43] U. Kraft, K. Takimiya, M. J. Kang, R. Rödel, F. Letzkus, J. N. Burghartz, E. Weber, H. Klauk, Org. Electron. 2016, 35, 33.
- [44] M. Aghamohammadi, R. Rödel, U. Zschieschang, C. Ocal, H. Boschker, R. T. Weitz, E. Barrena, H. Klauk, ACS Appl. Mater. Interfaces 2015, 7, 22775.
- [45] R. Hofmockel, U. Zschieschang, U. Kraft, R. Rödel, N. H. Hansen, M. Stolte, F. Würthner, K. Takimiya, K. Kern, J. Pflaum, H. Klauk, Org. Electron. 2013, 14, 3213.
- [46] W. Shao, H. Dong, L. Jiang, W. Hu, Chem. Sci. 2011, 2, 590.
- [47] I. Vladimirov, M. Kühn, T. Geßner, F. May, R. T. Weitz, Sci. Rep. 2018, 8, 14868.
- [48] B. Rösner, N. Zeilmann, U. Schmidt, R. H. Fink, Org. Electron. 2014, 15, 435.
- [49] J. Chen, C. K. Tee, M. Shtein, J. Anthony, D. C. Martin, J. Appl. Phys. 2008, 103, 114513.
- [50] M. Münch, Strukturelle beeinflussung der elektrischen transporteigenschaften dünner organischer schichten, Ph.D. thesis, University of Stuttgart, 2001.
- [51] T. W. Kelley, C. D. Frisbie, J. Phys. Chem. B 2001, 105, 4538.
- [52] J. Rivnay, S. C. Mannsfeld, C. E. Miller, A. Salleo, M. F. Toney, Chem. Rev. 2012, 112, 5488.
- [53] J. Rivnay, R. Noriega, J. E. Northrup, R. J. Kline, M. F. Toney, A. Salleo, *Phys. Rev. B* **2011**, *83*, 1.
- [54] J. H. Kang, D. Da Silva Filho, J. L. Bredas, X. Y. Zhu, Appl. Phys. Lett. 2005, 86, 1.
- [55] R. Noriega, J. Rivnay, K. Vandewal, F. P. V. Koch, N. Stingelin, P. Smith, M. F. Toney, A. Salleo, *Nat. Mater.* **2013**, *12*, 1038.
- [56] J. Rivnay, R. Noriega, R. J. Kline, A. Salleo, M. F. Toney, Phys. Rev. B 2011, 84, 1.
- [57] W. Xie, K. Willa, Y. Wu, R. Häusermann, K. Takimiya, B. Batlogg, C. D. Frisbie, *Adv. Mater.* **2013**, *25*, 3478.
- [58] B. Nickel, R. Barabash, R. Ruiz, N. Koch, A. Kahn, L. C. Feldman, R. F. Haglund, G. Scoles, *Phys. Rev. B* 2004, *70*, 125401.



- [59] A. K. Topczak, T. Roller, B. Engels, W. Brüttig, J. Pflaum, Phys. Rev. B 2014, 89, 201203.
- [60] Y. S. Choe, M. H. Yi, J. H. Kim, Y. H. Kim, K. S. Jang, Phys. Chem. Chem. Phys. 2016, 18, 8522.
- [61] T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, T. Someya, *Science* **2009**, *326*, 1516.
- [62] H. Klauk, U. Zschieschang, J. Pflaum, M. Halik, Nature 2007, 445, 745.
- [63] B. Blülle, R. Häusermann, B. Batlogg, Phys. Rev. Appl. 2014, 1, 034006.

Supporting Information:

Effect of the Degree of the Gate-Dielectric Surface Roughness on the Performance of Bottom-Gate Organic Thin-Film Transistors

Michael Geiger,* Rachana Acharya, Eric Reutter, Thomas Ferschke, Ute Zschieschang, Jürgen Weis, Jens Pflaum, Hagen Klauk,* and Ralf Thomas Weitz

1 On the AlO_X in the Gate Dielectric

The AlO_X layer is prepared by exposing the aluminum gate electrode to an RF-generated oxygen plasma with a typical set of parameters (oxygen flow rate: 30 sccm, oxygen partial pressure: 0.01 mbar, RF power: 200 W, duration: 30 s). One advantage of forming the gate oxide by plasma oxidation, rather than by physical or chemical vapor deposition, is that the oxide forms a natural, high-quality interface with the gate metal, thus reducing the possibility of defects at this interface. Another advantage is that, because of the area-selective nature of the plasma-oxidation process, the oxide is formed only where it is required for TFT operation, thus eliminating the need for subtractive patterning. However, due to its small thickness and the fact that it is located directly above a layer of pure aluminum, we are unable to measure its chemical properties, such as the exact composition, i.e. the O/Al ratio, using, e.g., X-ray photoelectron spectroscopy (XPS) or energy dispersive X-ray spectroscopy (EDX). However, based on its dielectric properties, the composition of the AlO_X layer can be speculated within good reason. For aluminum oxide films prepared by other techniques, such as RF magnetron sputtering and solution processing, it has been shown that the conductivity and the permittivity of the oxide are related to its composition.^[1,2] For our plasma-produced AlO_X layers, we have measured a leakage current density of no more than $10^{-5} \,\mathrm{A/cm^2}$ at an electric field of $5 \,\mathrm{MV/cm}$ (see Figure S1(a), and based on its thickness (approximately $4 \text{ nm}^{[3,4]}$) and its capacitance (approximately $1.5\,\mu\text{F/cm}^2$; see Figure S1(b)), we can estimate its permittivity to be approximately 6.8 ± 1.8 , which would suggest its composition to be close to that of stoichiometric Al_2O_3 .



Figure S1. (a) Leakage-current density and (b) area-normalized capacitance of $Al/AlO_X/Au$ capacitors (blue) and $Al/AlO_X/SAM/Au$ capacitors (red).

2 Transfer and Output Characteristics of the TFTs



Figure S2. Measured transfer curves of the TFTs fabricated using gate dielectrics with different degrees of surface roughness.



Figure S3. Measured output curves of the TFTs fabricated using gate dielectrics with different degrees of surface roughness.

3 Post-Deposition Heating of the Gate Dielectric

Since the fabrication procedure of the TFTs includes a heating step after the preparation of the gate dielectric (namely the substrate heating during the semiconductor deposition), it is important to show that post-deposition heating does not change the surface roughness of the dielectric. For this purpose, we prepared a substrate with an aluminum layer deposited at a substrate temperature of 20 °C on which the hybrid AlO_X/SAM gate dielectric was then prepared. We then used AFM to measure the surface roughness of the gate dielectric. Then we subjected the substrate to a temperature of 80 °C in vacuum for approximately two hours and then measured the gate-dielectric surface roughness again. The steps of heating the substrate in vacuum and measuring the surface was repeated three more times for temperatures of 100 °C, 150 °C and 200 °C. As can be seen in Figure S4 the post-deposition heating does not have a measurable effect on the $R_{\rm RMS}$ surface roughness of the dielectric, and therefore it is safe to assume that the roughness of the gate dielectric is the same before and after the semiconductor deposition.



Figure S4. The surface roughness of the hybrid AlO_X/SAM gate dielectric is not affected by heating the gate dielectric up to a temperature of 200 °C in vacuum.

4 Aluminum Film Deposited at $T_{\rm sub} = -24 \,^{\circ}{\rm C}$



Figure S5. AFM image of a 30-nm-thick layer of aluminum deposited at a substrate temperature of -24 °C. The cooling of the substrate required the use of a different evaporation system in which the deposition rate is limited to 1 Å/s. This deposition rate is much smaller compared to the deposition rate of 18 Å/s used for the deposition of the aluminum films discussed in the main text of the manuscript. This smaller deposition rate results in a larger surface roughness of the aluminum layer.

5 Quantitative Evaluation of Rough Surfaces



Figure S6. (a) Height-height correlation functions calculated along the fast scanning axis of the AFM of the surface of hybrid AlO_X/SAM gate dielectrics prepared on aluminum layers deposited at substrate temperatures ranging from 20 °C to 200 °C during the aluminum deposition. (b) Extracted lateral correlation lengths of the gate-dielectric surfaces as a function of the substrate temperature during the aluminum deposition.

For the quantitative evaluation of a textured surface, a variety of representative metrics exist. A commonly used quantity is the root-mean-square surface roughness ($R_{\rm RMS}$). It can be calculated using the following equation:

$$R_{\rm RMS} = \sqrt{\frac{1}{N} \sum_{j=1}^{N} (z_j - \bar{z})^2},$$
(1)

where N is the number of measurement points, z_j the height of the j-th measurement point and \bar{z} the mean value of the height. The $R_{\rm RMS}$ value contains information about the measured height deviations from a mean line. It is a quantity that is easy to calculate from AFM data and is convenient to report and compare for different surfaces, since it is given as a single value. However, different surfaces can have the same $R_{\rm RMS}$ surface roughness, even though the texture is fundamentally different, e.g. it is conceivable that a sine wave and a step function can produce the same $R_{\rm RMS}$ value. The reason is that characteristic lateral length scales of the surface are not captured by the $R_{\rm RMS}$ value. A more detailed (but also more complicated) approach to represent a surface is the use of second-order quantities which statistically quantify the mutual relationship between two points on the surface. One such quantity is the heightheight correlation function (HHCF), which can be calculated from the AFM data using the following equation:^[5]

$$H_x(\tau_x) = \frac{1}{N(M-m)} \sum_{l=1}^{N} \sum_{n=1}^{M-m} (z_{n+m,l} - z_{n,l})^2,$$
(2)

where $\tau_x = m\Delta x$ and Δx is the sampling interval along the x direction.

In Figure S6(a) the calculated HHCF for the eight different gate-dielectric surfaces discussed in the main text are shown. Plotted on a double-logarithmic scale, the HHCF displays two distinct regimes. For small distances ($\tau_x < \xi$, where ξ is the lateral correlation length) the HHCF increases linearly, and for large distances ($\tau_x > \xi$) when the heights are no longer correlated, the HHCF saturates. The saturation value $H_x(\tau_x \gg \xi)$ equals to $2R_{\rm RMS}^{2,[6]}$ The intersection of the extrapolation of the linear regime and the extrapolation of the saturation plateau is used to extract the lateral correlation length ξ , which is plotted in Figure S6(b) as a function of the substrate temperature during the aluminum deposition. The results summarized in Figure S7 show that the characteristic lateral length scale of the gate-dielectric surface is affected by the substrate temperature during the aluminum deposition in a manner similar to the $R_{\rm RMS}$ surface roughness. This effect can also be seen in the way that the grain size seen in Figure 2(a)-(c) increases with increasing substrate temperature during the aluminum deposition. The HHCF is therefore a powerful tool to illustrate the impact of the substrate temperature during the aluminum deposition on the grain size, in addition to the analysis of the grain density presented in Figure 2(h).

The same procedure can be applied to demonstrate the impact of the substrate temperature during the DNTT deposition on the grain formation in the DNTT film. Figure S7 shows the HHCF calculated from the AFM data of DNTT films deposited onto gate dielectrics with different degrees of surface roughness and DNTT films which were deposited at different substrate temperatures during the DNTT deposition. Although a reliable quantitative extraction of the lateral correlation lengths is not possible here, the qualitative trend of the HHCF confirms the observations from the grain-density analysis in Figure 2(e)-(h). For a smaller surface roughness of the gate dielectric or a higher substrate temperature during the DNTT deposition, the HHCF levels off at higher distances τ_x , meaning the lateral correlation lengths are larger due to the fact that the grains in the semiconductor film are larger. Also, the trend and the range of the HHCF curves for the DNTT on the five smoothest gate dielectrics are similar to the HHCF curves of the DNTT deposited at different substrate temperatures, which confirms that the two methods for tuning the grain density in the DNTT film produce similar results.



Figure S7. Calculated height-height correlation functions of DNTT films deposited onto gate dielectrics with different degrees of surface roughness (solid lines) and of DNTT films deposited onto a smooth gate dielectric but at different substrate temperatures during the DNTT deposition (dashed lines).

6 Rocking Scans



Figure S8. Rocking scans recorded at the position of the first Bragg peak. The DNTT films were deposited onto gate dielectrics with different degrees of surface roughness. The sharp specular Bragg intensity at the center is superimposed by a broad background due to diffusive scattering.

Table S1: Characteristic parameters extracted from the measured rocking scans shown inFigure S8.

$R_{\rm RMS} \ ({\rm nm})$	1.0	2.2	4.9	7.0
rocking width (°)	0.063	0.035	0.056	0.047
$area_{peak} (cps^{\circ})$	3.24	1.70	1.44	1.06
$area_{total} (cps^{\circ})$	120.80	61.06	53.04	38.81
$\mathrm{area}_{\mathrm{peak}}/\mathrm{area}_{\mathrm{total}}$	0.03	0.03	0.03	0.03

References

- M. Voigt, A. Bergmaier, G. Dollinger, M. Sokolowski, J. Vac. Sci. Technol. A 2009, 27, 234.
- [2] N. Koslowski, S. Sanctis, R. C. Hoffmann, M. Bruns, J. J. Schneider, J. Mater. Chem. 2019, 7, 1048.
- [3] H. Klauk, U. Zschieschang, J. Paum, M. Halik, Nature 2007, 445, 745.
- [4] T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, T. Someya, *Science* 2009, *326*, 1516.
- [5] P. Klapetek, D. Nečas, C. Anderson, *Gwyddion User Guide* 2009.
- [6] T. Gredig, E. A. Silverstein, M. P. Byrne, J. Phys.: Conf. Ser. 2013, 417, 012069.